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ABSTRACT
The development of a methodology to integrate design automation with the
fabrication of very large scale integrated circuits is presented. A multiplier circuit is
used as an example of a full custom circuit development, simulation and layout using
Apollo workstations. Several other circuits, such as a 16x1 static random access
memory (SRAM), a three bit counter, and a stepper motor controller, are included
in the final layout. The final layout also includes smaller test circuits such as an
AND gate, a shift register and a full adder. The discussion of circuit simulation
includes the calculation of SPICE model parameters based on the Rochester Institute
of Technology's Microelectronic Engineering Department's NMOS process. The
design and use of a standard pad frame cell based on the same fabrication process is
also discussed. The final sections discuss fabrication and test of the NMOS devices
and circuits using the Microelectronic Engineering Department's undergraduate
student factory.
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I. INTRODUCTION
In 1987 the construction of the Center for Microelectronic and Computer
Engineering was completed. This multimillion dollar facility houses both a complete
Very Large Scale Integrated Circuits (VLSI) Design laboratory, as well as, a
complete integrated circuit fabrication facility. During the subsequent years various
individuals have worked to make it possible to design and fabricate NMOS VLSI
devices completely in house. During the summer of 1988 both the ion implanter [1]
and the low pressure chemical vapor deposition systems [2] [3] were installed and
brought on line. These additions to the fabrication facility made self aligned
polysilicon gate NMOS processing possible where only metal gate PMOS had
previously been available.
Along with this development in the area of fabrication, work on design
automation was also progressing. Although the VLSI/CAE laboratory contains
several Apollo/Mentor Graphics VLSI Design workstations, there was no way for the
layout information to be transferred from the Apollo System to the VAX/VMS
system where it could be processed into masks in the microelectronic engineering
department's maskmaking laboratory. Consequently, a layout tool was developed on
the VAX/VMS system for use by the microelectronic engineering department. This
layout tool, the Integrated Circuit Editor known as ICE [4], while good for small
circuits is too slow for large scale integrated circuit applications. Additionally, the
support software tools, such as a schematic capture editor, design rule checker and a
layout versus schematic checker, are only now being developed on a limited basis for
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use with ICE. These disadvantages were resolved by the development of a script
which converts the mask information from the condensed EBCDIC Mann format
used by Mentor Graphics to the ASCII Mann format compatible with the pattern
generator currently used by the microelectronic engineering department [5], Work
also included the development of an interface board to allow the mask information
to be down loaded to the pattern generator directly from the VAX, without the use
of a papertape intermediary. This ASCII Mann format is also compatible with the
electron beam maskmaking tool (MEBES).
The purpose of this paper is to link all of the previous work into a methodology
by which a VLSI circuit can be designed, simulated, laid out, masks made, and
circuits fabricated and tested all at the Rochester Institute of Technology's Center
for Microelectronic and Computer Engineering. To illustrate this methodology, the
following discussion will use a sample assignment from one of the Department of
Computer Engineering's VLSI Design courses.
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O. DESIGN OF MACRO CELLS
The first phase of any design is the outline of the design specifications.
Specifications such as; What is the circuit supposed to do? What are the power and
timing requirements? How will it interface with other circuits in a higher level
system? In a commercial setting most of these specifications are defined by the
customer's needs. In an academic setting, the specifications are usually given in the
form of an assignment, as is currently the case at the Rochester Institute of
Technology.
The Department of Computer Engineering at the Rochester Institute of
Technology currently offers five courses in the area of VLSI design. Two of the
classes are introductory classes which are taught at both the undergraduate and
graduate level. These classes use an NMOS process as the basis for its design work.
The advanced classes, also taught at the undergraduate and graduate level, are based
primarily on CMOS technology. The fifth class is a design automation class and deals
less with the actual design of VLSI circuits and more with the function and design
of software tools used on workstations to assist the designer. In addition to the
VLSI design classes taught by the Computer Engineering Department, both the
Electrical Engineering Department and the Microelectronic Engineering Department
offer VLSI classes which stress their respective disciplines. Since the main focus of
this thesis is to establish a methodology by which a student can design, fabricate and
test a VLSI design, an actual assignment from the graduate level introductory VLSI
design course will be used to demonstrate the use of both the computer aided design
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(CAD) workstation and the Microelectronic Engineering Student Factory. The final
fabricated chip will not only include this assignment but will also include several
other designs from the undergraduate course.
The typical VLSI assignment is the design of a full custom circuit, with the
assignment being broken down into three basic sections. The first segment is design
and simulation at a functional logic level. At this level the student designs the circuit
using generic gates to test the design concept. The second part of the assignment is
the design and test of the circuit at the transistor circuit level. This transistorized
version of the circuit will eventually be transposed into a layout during the last
segment of the assignment. This layout will undergo several verification steps and
will eventually be used in the fabrication of the circuit. Figure 1 contains a flow
diagram of the design process and includes the names of the various software
packages which will be referred to throughout this discussion. Dashed boxes indicate
areas requiring further development. All of the software tool names are in upper
case. The tools are available from different sources, refer to Appendix A for further
details.
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Figure 1 Diagram of RTT/APOLLO/MENTOR NMOS Design Process
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n.A Circuit Description
The objective of the example assignment was to design, simulate, and layout a
four bit by four bit parallel/serial multiplier circuit. The multiplying scheme used in
this circuit loads the multiplier in parallel and the multiplicand in serially beginning
with the least significant bit. As each new bit of the multiplicand is loaded it is
logically ANDed with the multiplier and added to the result of the previous
calculation. The result is then shifted and stored and the sequence begins again.
Since the AND function is binary multiplication, this multiplying scheme is very
similar to the way multiplication is done by hand. Refer to Figure 2 for the circuit
block diagram [6] where the least significant resultant bit is represented by MO and
the most significant resultant bit is M7.
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Figure 2 Parallel/Serial Multiplier Circuit Block Diagram
In addition to the stipulation that the circuit was to be a multiplying circuit, a
few other specifications were given, two of which deal with the circuit timing. The
timing used for this circuit will be a two phase non-overlapping clocking scheme. A
two phase clocking scheme consists of two different controlling clock pulses which
do not overlap one another and with a duration of time between the falling edge of
one and the rising edge of the other of at least one pulse width. In this example, the
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input data will be valid on phase one. In order for a signal to be valid on phase one,
it must reach its final value before the start of the phase one pulse. A graphic
representation of the two phase clocking scheme is shown by the signals PHI1 and
PHL2 in Figure 3. The third specification includes the addition of a control signal to
flag when the final result has been obtained. This signal, DATA READY, will
occur after the fourth clock pulse. The fourth specification was that of an initial
clear pulse which would place the circuit in a known initial condition.
phu
_ji__ji_ji_n_n_Ji
_jL-n_n_n_n_n_
CLEAR INIT
COUNT 4
_n__jL_Jl_Jl
DATA READY
CLEAR
SAMPLE INPUT
Figure 3 Parallel/Serial Multiplier Clocking Scheme
Once an idea of the basic circuit operation has been formulated the internal
blocks and timing specifications for the circuit can be outlined. For example, the
multiplying circuit can be broken down into three fundamental building blocks; an
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AND gate, a full adder, and a shift register. The additional shift registers shown in
Figure 2 are used as output registers. Since a shift register will already be needed for
the design, a shift register counter will be used to control the internal timing of the
circuit. This counter circuit will generate four counting pulses for internal phase one
(represented by COUNT 4 in Figure 3), a data ready signal to indicate when the
output is the valid product, and a clear signal to clear the registers before the next
multiplying sequence begins. The external phase two will also be used as the internal
phase two. It is these internal clocks which will actually be used by the shift registers
in the multiplying circuit.
By breaking the circuit down into basic components a more complete
specification list, as shown below, can be generated.
MULTIPLIER CIRCUIT SPECIFICATION LIST
1. INPUTS:
a. Four inputs for the multiplier, each representing one of the four bits to
be loaded in parallel.
b. One input for the multiplicand, which will be loaded in serially.
c. Three inputs for the controlling signals, which includes both phases of the
clock and the initial clear signal.
2. OUTPUTS:
a. Eight outputs, each representing one of the eight bits of the output
product.
b. One bit representing the data ready flag.
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3. BUILDING BLOCK CIRCUITRY
a. AND gate
b. Full Adder
c. Shift Register
d. Shift Register Counter
4. ADDITIONAL SPECIFICATIONS:
a. The clocking scheme will be a two phase clocking scheme.
b. All input data signals must be valid on phase one.
c. There will be an initial active low clear signal
With this type of specification list completed a design methodology can be
chosen by the student or designer. Since this type of circuit can be broken down
into building blocks a 'top-down design, bottom up implementation' methodology
will be used. The top down, bottom up design scheme lends itself to design using a
workstation running an integrated set of design automation tools which emphasize
hierarchical design techniques. In actual applications, many of the VLSI circuits
currently being designed are done using a hierarchical scheme.
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II.B Functional Logic Level Design
The next step in the circuit design process is the design and simulation of the
circuit at the functional logic level. Even at this level the circuit can be broken
down into its fundamental building blocks, in this case; an AND gate, a full adder,
a shift register, and the shift register counter. The shift register will be used to
demonstrate the concept of hierarchical design.
From the list of circuit specifications the shift register was designed using the
following concepts. First, since this circuit will be clocked using a two phase
scheme, the shift register will be based on a master/slave flip flop concept, with
phase one (PHJ.1) controlling the master flip/flop and phase two (PHT?) controlling
the slave flip/flop. Secondly, the clear signals which will be used initially and
internally in the multiplier circuit require that the shift register have an asynchronous
clear. Using these concepts and the generic library of parts in NETED [7], Mentor
Graphics schematic capture package, the functional shift register was designed as
shown in Figure 4. To distinguish between active high signal and active low signals,
those signals suffixed by '.L' will be considered active low. All other signals can be
considered active high.
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Master F/F Slave F/F
Figure 4 Functional Shift Register
Once the circuit has been laid out using the schematic capture tool, it can then
be simulated using the logic simulator QUICKSIM [8]. However, before an actual
simulation can be run the circuit must first be compiled using two more pieces of
software. The first program, EXPAND [9], translates the design's hierarchical
symbolic, functional and timing characteristics into an array of primitive elements
[10]. These elements are placed in a single file used by the simulators. EXTRACT,
[11] the second piece of software, is a node extractor. This node extraction is similar
to the task of numbering nodes and writing out a input file for SPICE [12] (Refer to
Figure 1).
The last piece of information the simulator needs is input information. The
input information consists of time scaling factors, clock periods, input forcing
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functions and graphic output set up commands. In QUICKSIM this information can
be input in one of two ways. Either the information can be entered at the command
line, one by one, or it can be entered by using an input forcing file which contains
all of the input information. Figure 5 is an example of this type of input file. Note,
that since the simulator is a logic level simulator the input levels are specified as
either 1 or 0, representing a logic high and logic low respectively.
# File: DFLOP.TST (used to tort DFLOP)
# Set up traces
trace phll pr_3 d clr.l q qbar
# Set up Input docks
scale user time 100
dock period 8
fore* phil 0 0 -r
force phil 1 1 -r
force phll 0 2 -r
force phil 1 5 -r
force phil 0 6 -r
force phi3 0 0 -r
force phi2 1 S -r
force phl2 04-r
force phi. 1 7 -r
force phi3 0 8 -r
* Set up CLR.L inputs
force dr.l 0 0
force clr.l 1 18
force clr.l 0 29
force drJ 1 SS
force drJ 0 _5
force clr.l 0 58
force drJ 0 65
force clr.l 0 68
force clrJ 0 77
# Set up D inputs
force d 0 0
force d 1 7
force d 1 15
force d 0 19
force d 1 28
force d 0 81
force d 1 85
force d 0 39
force d 1 47
force d 0 51
force d 1 55
force d 0 79
run 80
Figure 5 Sample QUICKSIM Input Signal File
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There are five commands which are used in this example file. The first command
used is the 'trace' command. This command describes which signal waveforms should
be reported on the graphic output display. The input timing in this example is
controlled by three different commands. The second command, 'scale user time',
describes what the time unit will be in nanoseconds. In this case, the time units are
scaled to 100 nanoseconds. The 'clock period' command sets up how long the clock
period will be in user units. In this example, the clock period is 8 user units, or 800
nanoseconds long. The 'force' command has three basic inputs as well as switches
which can be set to various conditions. The first input is the name of the signal
which is being forced. The second input is the logic value the signal should be forced
to, and the third input is the time, in user units, at which the signal is set to the
specified logic level. For example, the first force command in Figure 5 specifies that
the signal PHH should be forced to a logic '(f at time '0\ The
'-r*
switch indicates
that this command should be repeated every time the clock period initializes.
Therefore, PHH will be set to zero at 0, 9, 17, etc. user units corresponding to 0,
900, 1700 nanoseconds. The final command, 'run', tells the simulator how long the
simulation should run. In this case the simulation will run for 80 user units (8000
nanoseconds). Any line preceded by a
'#' is considered to be a comment line and is
ignored by the simulator [13]. By running QUICKSIM on the shift register circuit,
using the input file as the stimulus, the results shown in Figure 6 are obtained.
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Figure 6 Logic Simulator Output
As can be seen from the output, the specified clock signals. PHH and PHL2,
comprise a two phase clocking scheme. As also specified, all of the input and output
signals are valid during phase one. And most importantly, the shift register works as
desired, whenever the CLR.L signal is high the input signal is shifted to the output
Q and its complement is shifted to QBAR. Both of which are valid by the next
PHH. Whenever the CLR.L signal is low, the shift register output becomes low.
Once the fundamental circuit is completely tested and determined to be
functioning as desired, the next step is to make a symbol which represents the circuit
using a Mentor Graphics tool known as
SYMED [14]. By representing the circuit
with a symbol, the symbol can be used in higher levels of the
design instead of
redrawing the actual circuit. It is this
use of symbols that forms the basis for
hierarchical design. There are two important requirements necessary to create a
higher level symbolic representation. First, other software tools using the symbol,
such as the node extractor and simulator,
must know where the circuit information
is stored. Consequently, attached to the symbol is
the path name under which the
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actual circuit is located. This path name consists of the user name, directory names
and file name under which the circuit can be found. Secondly, the pin names on the
symbol must exactly match the input and output pins on the circuit the symbol
represents. Again, so other pieces of software can reference the correct inputs and
outputs when simulating the circuit or doing any type of verification of the layout to
the circuit. Any violations of these two requirements will produce errors when
running EXPAND on any higher level circuitry which uses a symbol to represent a
lower circuit. An example of the shift register symbol is shown in Figure 7.
Clr. 1 Q
D Qbar
Phi 1 Phi2
Figure 7 Shift Register Symbol
The next step uses the symbol to create the
next higher level of the multiplier
circuit. In this case, the shift register was used to build a shift register
counter. By
using the list of circuit
specifications as a basis for the design, a four count shift
register counter was designed. The counter circuit
also generates a data ready and
clear signal, both of which must be valid during PHH. The
CLR.L signal is not only
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used as a control signal for the multiplier, but is also fed back into the counter to
clear the shift registers and allow the four count process to repeat itself. Once again
using NETED the shift register counter circuit was created and is shown in Figure 8.
It should be noted that occasionally signals that would not ordinarily be required in
the transistorized circuit need to be included at the functional logic level, in order
for the simulator to work For example, at the functional logic level the signal
LOGIC1 is set to a value of 1. In the transistorized version of this circuit that node
would be tied to the positive supply.
CLFUN.LO-
PHI20
lr.l 0
Ob
'hiiPhi; hllPhl
i_tlr.l oli _|c 1 r . 1 0
L . 3 Qbor- L . 0 Obor -,
r>
~CS I o
] Obai
hum
o
-ODATfl.ROT
-OCLH.L
-OCNT.4
Figure 8 Shift Register Counter
By comparing the QUICKSIM output in Figure 9 to the timing
specifications in
Figure 3, it can be seen that the shift register counter operates as desired.
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Figure 9 Counter Output
This process of creating and testing sub-circuits and using them to build higher
level sub-circuits continues until the final circuit can be built. As shown in Figure
10, the final multiplier circuit is composed of nothing more than symbols with each
symbol representing a
sub-circuit. At this point, the similarity between the block
diagram of Figure 2 and the functional multiplier circuit should be noted.
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Figure 11 Multiplier QUICKSIM output
Figure 11 contains the full multiplier's QUICKSIM simulation output and is used
to check the functionality of the circuit. Recall that the data is clocked in during
the four CNT.4 pulses and the product is valid when DATA.RDY is a logic 1,
which occurs at the dashed lines representing times 25.2, 50.4, and 75.6 user units in
Figure 11. This simulation contains three complete multiplication cycles. Each cycle
begins when CLR.L is a logic '0 and ends when DATA.RDY is a logic T. The first
cycle, beginning at time 0, multiplies 0 by 15 where A0, Al, A2, and A3 are equal
to zero during all four CNT.4 pulses. B is equal to 1111, where each CNT.4 pulse
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serially shifts into the multiplier a different H' bit. The first CNT.4 pulse shifts in
the least significant bit and the last CNT.4 bit shifts in the most significant bit. At
the first DATA.RDY signal after the last CNT.4 pulse of the series (time 25.2 user
units), all of the outputs, mO (least significant) through m7 (most significant), are
zero. The second cycle multiplies 15 by 1, therefore AO through A3 are set to a logic
'T and B is equal to a logic T for the first CNT.4 pulse and a logic 'Of for the
remaining three CNT.4 pulses. The corresponding product at the next DATA.RDY
signal (time 50.4 user units) is 15 (00001111). The third example multiplies 10 (A0=0,
Al=l, A2=0, A3=l) by 5 (B=l for the first and third CNT.4 pulses and B=0 for the
second and fourth CNT.4 pulses) The corresponding product occurs at time 75.6
user units and is equal to 50 (00110010).
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IJ.C Transistorized Circuit Design
Once proper system operation has been verified using functional logic design and
simulation, the next phase, transistorized circuit design and simulation can begin.
Once again, circuit design begins at the lowest level of the circuit. Since the circuit
will be tested using either MSPICE (15) or MSIMON (16), the circuit is designed
using transistors from the NETED SPICE library. MSPICE is a Mentor Graphics
version of SPICE, and MSIMON is a SPICE like simulator designed specifically for
MOS circuits. Typically only driving circuitry is simulated using these two simulators
to ensure that these circuits can drive the loads of the accompanying digital circuits.
Larger digital circuit simulation is done using a switch level simulator, such as RNL
(17), to ensure proper function of the digital circuitry. Since RNL is not currently
available on the Apollo system at RIT, all digital simulations are done using
MSIMON. Unfortunately, this use of MSIMON as a digital simulator tends to make
the simulation times, for even a moderately sized circuit, exceedingly long.
Before design can begin at the transistorized circuit level several process
parameters must be known. Some of these parameters include minimum allowable
geometries, supply voltages, and transistor threshold voltages. For the RIT NMOS
process some of these parameters are listed below. A complete list of process
requirements can be found in Appendix B.
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Partial Listing of Process Specifications:
1. Minimum Geometry: Four microns
2. Positive Supply Voltage: +5.0 Volts
3. Negative Supply Voltage: 0.0 Volts
4. Enhancement Mode Transistor Threshold Voltage: +1.08 Volts
5. Depletion Mode Transistor Threshold Voltage: -4.17 Volts
In addition to the basic parameters listed, the simulators require a model file
based on the process, which contains additional parameter values needed to perform
the circuit simulation. The first parameter required by the simulators is the level at
which the simulation will take place. The version of SPICE currently used by
Mentor Graphics is version 2G.6 and contains three levels. The first level is based on
Sichmann-Hodges calculations. The second level, known as MOS2, is based on a
more accurate series of equations designed to take short channel calculations into
account. These additional calculations become crucial as the channel length and
width become less than 10 microns. The third simulation level is known as MOS3
and is a semi-empirical model. This model is defined by curve fitting parameters to
measured devices rather than being defined by equations based on physical
background. [18]
Many of the parameters necessary for all three levels of simulation are defined by
the fabrication process. Some of these parameters include the threshold voltages,
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VTO, the gate oxide thickness, TOX, the type of material used for the transistor
gate, TPG, the junction depth, XT, and the substrate doping, NSUB. At this point
it is important to note that since the RTT NMOS process is still very new, several of
these values were derived from a SUPREM II [19] simulation of the process. Outputs
from the SUPREM II process simulation can be found in Appendix C. Several of
the process parameters are best estimates of the values taken from typical values
listed in the literature. Once the RTT process has been qualified many of these
parameters can be extracted from the fabricated devices.
The following is a description of the parameters used by SPICE. [20]
1. LEVEL - As described earlier, this parameter determines which level of
simulation will be used.
2. VTO - Zero Bias Threshold Voltage. If the threshold voltage is not input,
SPICE will calculate it using the substrate doping, the oxide thickness and
surface states. However, since this version of SPICE can not take into
account threshold adjustments done by ion implantation, as is the case with
the RIT process, VTO must be input.
3. KP - Transconductance parameter. This parameter characterizes the small
signal amplification of a MOSFET, which occurs because the drain current
varies with changes in gate voltage. [21] If it is not specified, it is calculated
using UO and TOX according to the following equation:
KP = (UO)*(eobx/TOX)
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where: _b = Permittivity of Vacuum
UO = Surface Mobility
bx = Relative Permittivity of Si02
TOX = Gate Oxide Thickness
4. GAMMA - The bulk threshold parameter which represents the
proportionality factor between the change in threshold voltage and the back
bias. If not given it is calculated from NSUB and TOX as follows:
GAMMA = (2qes j NSUB) 5/(oX/TOX)
where: q = electronic charge
s j = relative permittivity of silicon
NSUB = Substrate Doping
5. PHI - The surface potential which is calculated using NSUB, if PHI is not
given.
PHI = 2(kt/q)[ln(NSUB/nj )
where: (kt/q) = the thermal voltage
n; = intrinsic carrier concentration
6. LAMBDA - The channel length modulation. LAMBDA is similar to the
inverse Early Voltage parameter used in bipolar transistor theory. If this
parameter is specified there will be a finite and constant output conductance
when the MOSFET is in saturation. However, if LAMBDA is not specified
Level 1 assumes a zero output conductance and LEVEL 2 will compute a
finite and voltage dependent output conductance.
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7. RD - The Drain Ohmic Resistance. SPICE does not have a way of
calculating this resistance, therefore it can be hand calculated from:
RD = Rsqr*(L/W)
where: Rsqr = Drain Sheet Resistance
8. RS - The Source Ohmic Resistance. This is similar to the Drain Ohmic
Resistance and is calculated in much the same way. The only difference being
that the source sheet resistance is used in place of the drain sheet resistance.
At this time it is important to note that one of the key differences between
MSPICE and MSIMON is that MSIMON does not use resistances in its
algorithms. Therefore, any resistances used in the model file will be ignored.
9. CBD - Zero Bias Bulk to Drain Capacitance. This is a total capacitance
value between the drain and bulk region. It can be estimated using the
approximate depletion region width as the dielectric thickness.
10. CBS - Zero Bias Bulk to Source Capacitance. This is the total capacitance
value between the source and bulk region. And can be calculated in a similar
manner to CBD.
11. IS - Bulk Junction Saturation Current. This is a total value and if used, can
be estimated using the doping and depletion layer widths as follows:
IS = qni2AT[Dp/(NDWB)]
where: Ay = Transistor Area
Dp = Diffusion Constant of Holes
Np = Donor Concentration
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Wb = Effective Base Width
12. PB - The Bulk Junction Potential. This can be calculated using the
following:
PB = (kt/q)[ln(ND/nj)] + Eg/2
where: Eg = Band Gap Energy
13. CGSO - Gate to Source Overlap Capacitance. This is the capacitance
present between the gate and that portion of the source which diffuses under
the gate. It can be calculated using the estimated lateral diffusion and the
gate oxide thickness.
CGSO = eo-oxLD/TOX
where: LD = Lateral Diffusion
14. CGDO - Gate to Drain Overlap Capacitance. Same as CGSO.
15. CGBO - Gate to Bulk Overlap Capacitance. This is the overlap capacitance
between the gate and bulk region, which occurs perpendicular to the drain
and source. This capacitance can be considered the line capacitance when
using polysilicon to carry signals from the output of one transistor to the gate
of another. Hence the oxide thickness used here is the field oxide thickness.
16. RSH - This is the Drain/Source Sheet Resistance. In this case it is derived
from SUPREM II. If RD and RS are not specified then SPICE calculates the
individual transistor resistances using RSH and the number of squares for
each transistor.
17. CJ - The zero bias bulk junction capacitance per square meter of junction
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area. This value is used if CBD and CBS are not specified and the transistor
areas are specified.
18. MJ - This is the bulk junction bottom grading coefficient.
19. CJSW - The zero bias bulk junction sidewall capacitance per meter of
junction perimeter. This parameter takes into account the capacitance which
occurs along the sides of the transistor drain and source regions.
20. MJSW - The bulk junction sidewall grading coefficient. This is similar to
MJ, only it is used for the drain and source sidewalls.
21. JS - The bulk junction saturation current per unit square meter. If given the
transistor areas, SPICE uses JS to calculate the saturation current for each
transistor.
22. TOX - Gate Oxide Thickness. Derived from SUPREM II (or measured) this
parameter must be input by the user.
23. NSUB - Substrate Doping. The substrate doping is typically given by the
wafer manufacturer and must be input by the user.
24. NSS - Surface State Density. Used by SPICE to calculate the threshold if
VTO is not given.
25. NFS - The Fast Surface State Density. This parameter can be derived from
the C-V measurements if available.
26. TPG - Type of gate material. This parameter must be input by the user.
27. XJ - Metallurgical Junction Depth. This parameter has been extracted from
SUPREM II and must be input by the user.
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28. LD - Lateral Diffusion. This parameter is defined by the process and must
be input by the user.
29. UO - Surface Mobility. This is estimated at half the bulk mobility.
30 - 35. Short Channel Parameters. Although by SPICE standards the
devices being used are short channel devices, these parameters are
typically extracted from a known process and are currently unavailable.
36 - 42. Noise Parameters. These parameters are used for AC evaluations
and are not applicable here.
There are a few items which must be addressed at this point regarding which of
these parameters it is necessary to use when performing a simulation. Ideally, the
most accurate simulation would come from inputting known parameters and allowing
SPICE to calculate the individual parasitics for each transistor. However, as
mentioned before a large digital simulation on SPICE is not practical and
consequently many of the parasitic parameters must be neglected. If RIT were using
a Layout Parameter Extractor (LPE), the parasitic resistances and capacitances would
be calculated for the user which could then be input into SPICE. Since this is a
digital simulation using MSIMON the model file has been pared down to only those
parameters applicable to this software package. The RTTNMOS model file is shown
in Figure 12.
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.MODEL NE NMOS LEVEL=1 VTO=+1.08 LAMBDA=.026 TOX-710.5E-10
+CGSO=1.95E-10 CQDO=1.95E-10 CGBO=2.49E-10 NSUB-2E15
+TPO-+1 UO=850 XJ=.45E-6 LD=.4E~6
.MODEL ND NMOS LEVEL-1 VTO4.17 LAMBDA-.026 TOX=710J5E-10
+CQSO=1.95E-10 CQDO=1.95E-10 CQBO-2..9E-10 NSUB2E15
+TPQ=+1 UO=650 XJ=.45E-6 LD-.4E-6
Figure 12 RJTNMOS Spice Model File
Once the model file is defined, design at the transistor circuit level can begin.
As was the case at the functional logic level, design on the transistor circuit level
begins at the bottom with the shift register element as an example. And the shift
register at the transistor circuit level must follow the same design specifications as
the functional shift register. In addition to the original design specifications thought
must now be given to the size of the transistors and how they are to be connected.
Should the transistor sizes be chosen too small, the transistor will be unable to drive
subsequent circuitry. Should they be chosen too large, the design will require too
much space in the layout. Another way to reduce the amount of layout area a design
uses is to reduce the number of transistors used. Consequently, the transistorized
version of the shift register shown in Figure 13 may be only vaguely reminiscent of
the functional logic shift register. If the direct equivalent of the functional circuit
were implemented it would require approximately 48 transistors, whereas the pass
transistor controlled shift register shown in Figure 13 uses only 12 transistors to
accomplish the same function. The schematic also depicts each transistor's
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corresponding length, widths and spice model names.
OOBAR
OO
Figure 13 Transistorized Shift Register Circuit
From Figure 13 it can be seen that the basic shift register is little more than two
consecutive inverters, the gates of which are controlled by the signals PHH, PHJ2,
CLR.L, and CLR.H. There is an operational difference between the functional logic
version of the shift register and the transistorized circuit version. That is the
addition of the control signal CLR.H. In the functional logic version of the circuit,
the input signal CLR.L was merely inverted to create the complementary controlling
signal. At the transistorized circuit level this would mean an additional inverter, or
two additional transistors, each time the shift register is used. This creates an
additional thirty four transistors in the final multiplying circuit. As an alternative,
the complementary signal, CLR.H, is created in the shift register counter which is
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shown in Figure 14. Also notice that in this version of the shift register counter the
input signal LOGIC1 is no longer present. Instead the input to the shift register is
tied to the positive supply (VCC).
CLBIN.Lp
PHI1D
PHI20
OCLR.H
OOBTB.RDT
OCNT.iJ
Figure 14 Transistorized Shift Register Counter Circuit
Once again, SYMED has been used to create a symbol representing the shift register
only this time the symbol represents the transistor circuit and not the functional
logic circuit. Although the two symbols look similar, each symbol has attached to it
a different path name which enables other software tools to reference the correct
circuit.
Simulating digital circuits, particularly those with feedback loops, as are present
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in both the shift register and the shift register counter, with MSPICE and MSIMON
can be a slow and sometimes unsuccessful process. However there are several
techniques which can be used to help the simulators. First, many times it is
necessary to specify initial conditions so that the DC analysis can be completed.
These initial conditions can be specified in either the model file or the input file.
MSPICE and MSIMON also have a great deal of difficulty handling two pass
transistors tied in series. Because of the iteration sequence MSPICE and MSIMON
use to calculate node values, node voltages between pass transistors can swing tens of
thousands of volts between iterations. Consequently, it is usually prudent to add
very small capacitors to these nodes as demonstrated by the O.lpF capacitors in the
full adder sub-circuit shown in Figure 15. In actual integrated circuits there is a
small amount of line capacitance present, so the addition of these small capacitors to
the circuit should not cause any severe discrepancies from the fabricated circuit
operation.
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Figure 15 Transistorized Full Adder Circuit
Once the circuit has been prepared and expanded, simulation can be done. An
example of the transistorized counter circuit test file is shown in Figure 16.
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# File: 4CNT_TST (u.d to Urt 4CNT_NET wit* MSIMON)
fore* dc v //vee 5
fore* puUe v phil 0 5 25 1 1 25 100
force put** v phl3 0 5 75 1 1 25 100
force puke v elrinJ 0 5 75 1 1 2000 2005
reed mod ritnmoa_mod
*pewn local
trm 1 2000
run
trace v clr.h 0 5
trace v drJ 0 5
trace v d.ta.rd- 0 5
trace v cnt.4 0 5
trace v elrinJ 0 5
trace phi3 0 5
trace v phil 0 5
Figure 16 Sample MSIMON Input File
Although it does not appear to be a SPICE input deck there are similarities
between this type of file and an actual SPICE deck. Because of the simulators ability
to reference the extracted design file it is no longer necessary to input the devices
and the nodes. The 'force' command syntax is very similar to that of a SPICE input
source. In this example the 'force' function is used to create piece-wise linear input
voltages which represent square wave pulses. The
'spawn'
command is MSPICE and
MSIMON specific and is a network command which dictates the workstation upon
which the actual simulation computations are to be performed. 'Spawn
local'
indicates that the simulation is to be performed on the workstation at which the
user is residing. A 'Spawn
remote'
command could be used in conjunction with a
resource manager to run the simulation on the workstation with the lightest load.
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This would allow for more efficient use of computing resources. The
'tran'
command
is the same as the SPICE '.TRAN' card and is used in the same manner. All of the
simulation types available to SPICE users are available in MSPICE. The trace
commands have changed to suit the Mentor Graphics output. From the simulation
results shown in Figure 17 it can be seen that the transistorized version of the
counting circuit operates as required by the design specifications.
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Figure 17 Counter Simulation Output
Once the sub-circuits have been designed and tested they can be made into
symbols which can then be used to build the entire circuit. Another advantage to
hierarchical design is the ability for users to use circuits from public directories. An
example of this can be found in the transistorized version of the multiplying circuit
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found in Figure 18. In this case the input and output pad circuitry, represented by
the PADIN and PADOUT symbols, is actually from a public directory. It is this
version of the multiplier circuit which will be converted into layout form. To ensure
that the layout is correct it will be checked against the schematic using a layout
versus schematic checker. Therefore, it is imperative that the transistorized version
of the circuit match the layout exactly. For example, in an effort to eliminate
unused devices, the shift registers used to shift and hold the intermediate product
values do not require the inverted output. This can be seen in the unconnected Qbar
pins in Figure 13. Consequently another shift register sub-circuit was created which
does not contain the final inverter pair.
There is one more small test which should be performed before beginning the
actual circuit layout. The complete circuit needs to be checked for its ability to drive
test circuitry. In this case, the circuit should be able to drive an oscilloscope or logic
analyzer. This can be checked by adding 50 picofarad capacitors to each of the
outputs and resimulating the circuit. From Figure 19 it can be seen that the circuit
can handle the additional load and still function correctly. After this step is
complete it is important to remove the fifty picofarad capacitors, or the layout
versus schematic verification will fail. The circuit is now ready to be converted into
a layout.
Page 47
Figure 18 Transistorized Multiplier Circuit
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Figure 19 Multiplier Simulation Results using MSIMON
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II.D Circuit Layout
Before the actual layout process can begin, there are several constraints within
which a designer must work. The first of these, is a list of design rules which are
defined by the process. For example, if unrelated diffusion regions are too close
there is the possibility of the regions shorting due to lateral diffusion. Or, if the
polysilicon lines are too thin, they might be etched away during subsequent etch
steps. To help keep the designer from violating these rules a generalized system of
defining design rules has been created. This system, known as a lambda based system
[22] allows the designer to ignore the actual process and base his design on an
arbitrary unit lambda (X.). Minimum linewidths of diffusion and polysilicon are
defined to be 2k. The minhnum spacing between unrelated areas of diffusion is 3X,
etcetera. Since RITs NMOS process is still new and not yet qualified, MOSIS
design rules were used as the basis for the RTT design rules. MOSIS is the MOS
Implementation Facility, supported by DARPA and NSF, primarily for use by U.S.
researchers and teachers. The faculty is located at the Institute of Science of the
University of Southern California. [23] A complete description of the MOSIS rules
can be found in Appendix C.
This use of a lambda based system allows the processes to decrease in minimum
linewidth without having new design rules specified each time the minimum
linewidth changes. The only specification that changes is the actual value of lambda.
For example, the RIT PMOS process currently has a minimum linewidth of ten
microns. Consequently, minimum sized diffusion and polysilicon lines of 2X. are 10
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microns wide, therefore X=5p,m. For the RTT NMOS process, the minimum
diffusion and polysilicon linewidth is four microns consequently X=2UMn.
The next two specifications that must be considered are the allotment of space
and input and output pad availability. Again, these are defined by the process
(Appendix B) or more exactly, by the standard layout pad frame within which the
layout must fit in order for the design to be fabricated. Standard layout pad frames
are used to reduce the cost of test. If a standardized frame is used then only one
test configuration is necessary. In this example, that fact translates into using only
one probe card. In a production environment the use of a standardized pad frame
includes the cost of only one packaging scheme. The design and use of the standard
pad frame will be explained more fully in subsequent sections.
If a fully customized circuit is to be designed, as is the case in this example, it is
advisable to sketch out a
'stick'
version of the circuit before beginning the actual
layout on the workstation. Stick diagrams are a way of representing the circuit
components without actually hand drawing the entire circuit [24]. By representing the
circuit components in stick notation, the designer can give thought to how power,
ground, and control signals will be laid out. An example of stick
notation is given in
Figure 20 and represents the basic shift register cell. The basic principle behind stick
notation lies in the fact that every time polysilicon crosses over diffusion an
enhancement mode transistor is formed. Wherever diffusion and polysilicon cross and
are overlapped with an implant region a depletion
mode transistor is formed. Other
characteristics can be interpreted directly from the key.
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Figure 20 Shift Register Stick Diagram
Once all of the sub-circuits have been laid out using stick notation, a copier, a pair
of scissors, and some tape can be used to get an approximate layout. The circuit is
now ready to be laid out using Mentor Graphics layout tool CHIPGRAPH [25]. One
of the advantages evident from using stick figures is the relative ease with which a
circuit can be transposed from the simplistic stick figure into and actual layout cell
in CHIPGRAPH. However, the CHIPGRAPH user must keep in mind the
minimum spacing and linewidth requirements outlined by the design rules. The
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layout can be checked at any time for violations of the design rules by using the
Design Rule Checker (DRC) [26].
As is the case with the other Mentor Graphics tools, CHIPGRAPH can utilize
the concept of hierarchical design. Cells such as the shift register can be laid out and
then used repeatedly throughout the design. One advantage to this type of layout is
the decrease in database storage that results. Once a cell is stored, it can be used
many times throughout the circuit, but other software, such as the design rule
checker and the layout versus schematic verifier will access the same portion of the
database each time the cell is referenced. If the design were done without the
hierarchical format, a portion of the database would be used every time a cell was
needed. In the case of the multiplying example circuit this translates into storing the
same shift register cell twelve times, as opposed to storing it only once and referring
to it twelve times.
There is a slight disadvantage to the hierarchical method in that the actual die
size might increase because of the empty areas which result from using duplicates of
the same cell, rather than custom fitting each transistor. However, when weighed
against the amount of time spent redrawing the same basic circuit, combined with
the additional amount of errors bound to occur, the advantages of using a
hierarchical scheme for layout far outweigh the disadvantages. Therefore, as was the
case in the functional logic circuit design and the transistorized circuit design, the
shift register cell was the first cell laid out and is shown in Figure 21. By comparing
Figures 20 and 21 the similarities between the stick version of the cell and
the actual
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layout of the cell can be seen.
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Figure 21 CHIPGRAPH Layout of Shift register
Once this cell has been checked for design rule violations it can be used to build
the shift register counter, the shifting part of the multiplier, and the output shift
register cells. Since the user can be fairly confident of the accuracy of previously
checked cells, errors at the higher levels are usually cell placement or interconnect
errors. It is also very prudent to verify the lower cells using the layout versus
schematic verification tool, LVS [27], so that errors are not compounded at the
higher level. The following figures depict the layout of the AND gate, the full
adder, and the actual multiplier circuit. Note that the multiplier circuit is complete
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with input and output pads. The method for adding these pads is discussed in detail
in the next section.
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Figure 22 CHIPGRAPH Layout of AND Gate
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Figure 23 CHIPGRAPH Layout of Full Adder
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Figure 24 CHIPGRAPH Layout of Multiplier Circuit
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There are two other pieces of software which should be used to help ensure that
the circuit will work when it is fabricated. These include the Electrical Rule
Checker, ERC [28], and the Layout Parameter Extractor, LPE [29]. ERC is used in
conjunction with LVS to ensure that no blatant electrical rules have been violated,
such as shorting a node to both VCC and GND. At the time of this writing the
ERC rules had not yet been completely defined. As mentioned previously, LPE is
not ready for general use at RIT. But when it is, it will be possible to take the
extracted parameters, such as line capacitance, directly from the layout and
resimulate and verify the transistorized version of the circuit. Once the basic circuit
layout is complete it is ready to be placed within the standard pad frame.
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m. FABRICATED CHIP LAYOUT
In order for students designing NMOS circuits in the RTT VLSI CAD/CAE
Laboratory to have their circuits fabricated and tested at RTT a standard layout pad
frame had to be created. This cell makes it possible for students to create medium
sized circuits without having to purchase a new probe card for each individual
circuit. The following is a description of the cell, its resolution and alignment
targets, and the accompanying test structures. This section also includes a complete
list of instructions necessary to use the cell, and an example of the cell ready for
fabrication. The example cell includes: the AND gate, the full adder, the shift
register, and the sample multiplying circuit. The cell also contains three other
student projects; a stepper motor controller, a 1x16 static RAM, and a three bit
counter. A brief description of these circuits is given in Appendix E and schematics
of the standard pads available to students in the ~PUB/MOSIS_PADS directory are
shown in Appendix F.
The standard pad frame is 4000 microns by 4000 microns square. It contains two
identical pad rings each containing 38 metal pads, for a total of 76 pads per cell.
These metal pads are 100 microns by 100 microns square and are spaced 130 microns
apart. This spacing is sufficient for any of the input and output pads available in
"PUB/MOSIS_PADS to be placed next to each other, with the exception of the
corner locations. The internal area of the pad ring is 3120 microns by 1510 microns
and is typically enough for two or three undergraduate student projects. Figure 25
gives a complete view of the standard cell.
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Figure 25 RTT NMOS Standard Cell
Along the bottom edge of the cell are six resolution targets, one for each
process layer; diffusion, implant, buried contact, polysilicon, contact cuts, and
metal. Each resolution target contains a series of lines spaces, squares, and a
corresponding level number. The line/space pairs begin at the top with two micron
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wide lines and spaces. The next pair is four microns wide, and the bottom pair is six
microns wide. The squares along the bottom of the resolution target are the
minimum contact cut size of four microns by four microns. Figure 26 depicts the
diffusion resolution target.
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Figure 26 RTT NMOS Standard Cell Diffusion Resolution Target
Located in the lower left corner are the GCA Stepper alignment target and five
contact printer alignment targets. The GCA Stepper alignment target consists of a
cross with two micron wide cross members and four surrounding 50 micron by 50
micron squares. The distance between the cross members and the squares is four
microns. The center of the cross is located 155 microns from the left edge of the cell
and 155 microns from the lower edge of the cell, this corresponds to a location of
1845 microns to the left and 1845 microns below the center of the cell. Because all
alignment is done with respect to the first layer of the process, the GCA Stepper
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alignment target is in the diffusion layer. A close up view of this alignment target is
shown in Figure 27.
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Figure 27 RTT NMOS Standard Cell GCA Stepper Alignment Target
The contact printer alignment targets are located above the GCA Stepper
alignment target along the left side of the cell. They consist of five outline crosses
on the diffusion level since this is the level to which all subsequent layers will be
aligned. The outline width is four microns, with the internal spacing width also
being four microns. Next to the lower left corner of each outline are several four
micron by four micron squares, the number of which corresponds to the layer
number being aligned. Each of the other five levels has its own alignment cross
which is designed to fit inside of the outline on the diffusion level. The cross
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members are four microns wide and are slightly shorter than the corresponding
outline on the diffusion level. This difference in size will facilitate alignment.
Located at the lower right of each alignment cross is a number of four micron by
four micron squares, whose number corresponds to the number of the layer being
aligned. These squares are used by the operator to ensure that the layers are being
aligned correctly. Figure 28 depicts the five contact printer alignment targets.
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Figure 28 RTT NMOS Standard Cell Contact Printer Alignment Target
There are eleven test structures located along the left side of the standard cell.
These eleven test structures can be broken down into four basic categories: resistors,
transistors, inverters, and a ring oscillator. The pads for each of these structures are
100 microns by 100 microns square. The pads have 100 microns distance between
them in the vertical direction and 204 microns between them in the horizontal
direction. This arrangement of the test pads requires the use of only one probe card
for testing the structures. These test devices are by no means the full range of test
devices needed to characterize and monitor the fabrication process. But rather, are a
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sampling of devices which can be used by the student designer to facilitate the
testing of his or her own circuit. A full process characterization test die has been
developed by the Microelectronic Engineering Department at RTT, and several of
these test die will appear in die sites on the fabricated wafer.
There is a total of six test resistors located above the contact printer alignment
targets which can be divided into three groups of long and short resistors. There is a
long and short resistor pair for the diffusion, implant, and polysilicon layer. The
short resistor is 100 microns long by 10 microns wide, for a total of 10 squares. The
long resistor is 204 microns long by 4 microns wide for a total of 51 squares. Please
note that these dimensions do not include the clubheads, which are the same size for
both the long and short resistors. All of the contacts are also the identical size.
Figure 29 shows both the long and short implant resistors.
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Figure 29 RTT NMOS Standard Cell Long and Short Test Resistors
There are two wide transistor test structures; an enhancement mode transistor
and a depletion mode transistor. The enhancement mode transistor is 4 microns long
by 40 microns wide. The depletion transistor has the same length and width
measurements, with the addition of a 12 micron by 48 micron implant over the gate
region. The implant overlap is four microns (2X.) over both the length and width of
the transistor gate. These transistors are both shown in Figure 30.
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Figure 30 RTT NMOS Standard Cell Enhancement and Depletion Mode Test
Transistors
There are also two test inverters in the cell. The first has a depletion transistor
to enhancement transistor ratio of 4:1. The enhancement transistor has a length of
four microns and a width of four microns. The second inverter has a ratio of 8:1,
with the enhancement transistor width being eight microns and the length being four
microns. It is this transistor which was used to construct the final test structure, the
ring oscillator. The ring oscillator is constructed of twenty-one identical 8:1
inverters. The output of which is also connected to a standard output pad to
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counter the loading of the testing oscilloscope. The inverters and the ring oscillator
are shown in Figures 31 and 32.
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Figure 31 RTT NMOS Standard Cell 4:1 and 8:1 Test Inverters
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Figure 32 RTT NMOS Standard Cell Test Ring Oscillator
Before the student begins the layout phase of his or her design, he or she needs
to obtain the pad location and the approximate area allocated for the design. After
completing the layout the student is ready to add the input and output pads. To do
this the student should follow the guidelines listed below. All CHIPGRAPH
commands are typed in upper case letters.
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ADDING PADS TO THE STUDENT'S DESIGN
1. Obtain from the course instructor the pads and area allocated for the
student's design.
2. Using the given pad and area allocations, formulate the layout keeping in
mind the following:
a. Use a grid setting which snaps at one X, in this case, two microns. Use
the following command:
GRID 2 2 2 2
b. In order to avoid pad overlap one of the two corner pads (Pads #1, 13,
14, 19, 20, 32, 33, 38) must be either VCC or GND, with GND being the
pad of choice. (Refer to Figure 25)
3. Once the layout is complete and checked using the DRC, LVS, ERC, and
LPE select the entire design. This will make it possible to move the design
after the standard pad frame has been instantiated.
4. ACTIVATE CELL TUB/MOSIS_PADS/RIT_NMOS_RrNG and
INSTANTIATE CELL 0 0 WO. This cell contains two rings of metal pads in
the exact location of the pads in the fabrication cell. This cell can be used as
a tool by the students to help with pad placement. To facilitate later
placement onto the actual chip, DO NOT MOVE RTT_NMOS_RING!!!
5. Move the layout to the approximate position within the pad ring and
UNSELECT ALL.
6. SELECT and PEEK the pad frame cell to view the cell and display the pad
numbers.
WARNING! DO NOT ATTEMPT TO EDIT RTT_NMOS_RING!!
Doing so would destroy the proper alignment needed to combine
several student designs onto the same chip.
7. SELECT and MOVE the layout as close to the assigned pads as possible,
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allowing for the supporting circuitry and metal lines necessary to connect the
pads to the layout.
CAUTION! The SELECT AREA function may select the pad frame cell.
It is very important to be conscious of this when selecting and moving the
layout.
8. Place the appropriate input or output pads onto the peeked pads of the
frame by doing the following:
a. Activate the appropriate pad (ACTIVATE CELL
-PUB/MOSIS_PADS/NEWPADTN, NEWPADIN2, or PADOUT)
b. Instantiate the pad cell close to the desired pad location.
c. FLIP and ROTATE the pad cell as needed to match the layout and pad
assignment.
d. Move the pad cells so that the 100x100 micron metal pads of the input or
output pad and the pad frame overlap exactly. ZOOM IN or ZOOM
OUT as necessary to ensure exact alignment.
9. Add 100 micron by 100 micron metal.int shapes over the pads which will be
used as VCC and GND. Remember, one of the corner pads must be either
VCC or GND.
10. Once the pads have been placed, UNSELECT ALL and SELECT the pad
frame cell. After checking that only one item has been selected, DELETE
the pad frame cell.
11. Connect the pads to the layout cell and label. It is recommended that the
pad number be included to facilitate testing. Remember for LVS to operate
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properly all text should be given the property name 'GDSII_TEXr and be
attached to the metal.int layer.
12. Once the pads have been connected place a perimeter around the entire
layout.
13. Check the design using DRC, LVS, ERC and LPE.
14. Once the layout is complete and correct, submit the complete path name for
the layout to the instructor.
Once the individual projects are complete, they are ready to be combined into
one large cell, which will be the actual cell submitted to the Microelectronic
Engineering Student Factory. Below is a list of instructions which would typically be
followed by the instructor or system administrator compiling the cell to be
fabricated.
COMPILING THE CELL TO BE FABRICATED
1. Edit a new cell, which will eventually be the cell to fabricated.
2. Set the grid snap by typing: GRID 2 2 2 2
3. ACTIVATE CELL -pUB/MOSIS_PADS/RIT_NMOS_PADS and
INSTANTIATE CELL 0 0 WO.
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4. ACTIVATE and INSTANTIATE the student's cell. If the student has done
his or her layout properly, instantiating the cell at 0 0 should place the cell
properly. If not, it may be necessary to move the cell for proper alignment.
5. Peek all layers to verify the alignment.
6. UNPEEK and UNSELECT ALL.
7. Repeat steps 3 through 6 until all of the students designs are placed within
the standard cell.
8. PEEK all of the cells again to check for any flagrant alignment errors. For
example; student design overlaps, overlaps of test structures, etc.
9. Add appropriate text and obtain a plot of the completed chip.
10. To place the chip in a format compatible with the lithography equipment,
make sure that the center of the chip is located at the absolute grid origin. If
everything has been done correctly it should not be necessary to move the
chip.
11. SELECT the entire chip and FLIP Horizontally. UNSELECT ALL.
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as
Figure 33 Completed Student Project Layout
Figure 33 is an example of a layout, prior to being flipped, which contains
several student projects. This chip contains not only the example multiplier circuit,
found in the upper right hand corner of the layout, but also includes several of the
multiplier sub-circuits, found in the upper left corner of the layout. The lower ring
of pads contains three other student designs. This finalized version of the layout is
now ready to be converted into a format which can be understood by either the
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pattern generator or the electron beam lithography tool known as the MEBES. The
first step in this conversion process is the fracturing of the layout. Fracturing refers
to the process by which each layer of the layout is broken down into a collection of
rectangles, which corresponds to flashes of the pattern generator. A complete
description of the conversion process can be found in James Taylor's thesis [30]. The
mechanics used to run the MANN fracturing program are very similar to running
DRC or LVS. The only thing necessary for the user to do is to type
'MANN'
at the
shell command line and answer the prompts in the MANN script.
Fracturing the design is not the only thing which occurs when the MANN script
is run. In addition to fracturing each layer of the circuit, the script also performs an
error checking procedure which ensures that none of the layout information is lost
during fracturing. If errors occur the user will be given the opportunity to view and
correct the errors. Once the fracturing is complete and correct, each fractured layer
of the layout is converted into a MANN file. The generation of the MANN files
will be automatic and can be found under the design^pge directory as layer,mann
files. These files contains the X and Y location and the height, width, and angle of
each box created by the fracture program. Figure 34 is an example of a MANN file.
' XDFFSET -50000 Y0FFSET -50000 S
A0W 1 55H 1 55Y 1 1 897X202 125 ;
X202MM0;
X202755;
X203070;
W 1 1 80H235Y 1 1 90 1 5X2 1 0665 ;
W7715Y 119330X205905;
WM565H705Y 1 2M055X 1 2 1 1 00 ;
Wl 1090X128930;
XI40025;
X173310;
W275H555Y 1m3 1 5X 1 53520 ;
W4M0H330Y 1 41 295X 1 5MM45 ;
Figure 34 Sample MANN File
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The information contained in this file is used by the pattern generator to set the
aperture size, orientation and location of each flash exposure. Each line of the file
that represents a flash can contain from one to five pieces of information and must
end in a semicolon, which acts as an end of line character. For example, the second
line of the sample file in Figure 34 specifies a flash of angle zero degrees (AO), width
0.00155 inches (W155), height 0.00155 inches (H155), at Y location 11897 (Y11897)
and X location 202125 (X202125). It is not necessary to specify all five pieces of
information for every exposure. For example, the next three lines of the sample file
only contain an X location. This translates to the same size flash specified in the
second line being repeated at different X locations along the same Y location. When
the MANN file is created it sorts the flashes of the same size, orientation, and
location into groups, thereby reducing the amount of redundant information in the
file. The first line of the sample file is a comment line which must begin with a
double quote ( " ). The last two lines of the file contain only dollar signs which act
as an end of file flag. Once the MANN files have been created, the chip is ready for
fabrication by the Microelectronics Student Factory.
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IV. FABRICATION
One of the unique qualities of the facilities available at the Rochester Institute
of Technology is that the entire fabrication procedure can be completed in house.
The additional feature of a student run factory also makes it possible for any
member of the faculty or staff to act as a customer and be able to submit designs to
the factory for fabrication. The submission process is a simple procedure which can
be accomplished via RTTs VAX computing network. This makes the submission of a
design possible from any VAX terminal on campus. Essentially, all that is needed by
the factory are the six MANN files to be used in making reticles and a customer
request form which outlines the process to be used for fabrication.
Before the design is submitted to the factory the MANN files must be
transferred from the Apollo ring to the VAX network. This can be done using a
software program called FTP. FTP allows the user to log onto his or her Apollo
account from a VAX terminal. Files can then be copied from the Apollo account
into the VAX account using the following command:
get /user7'useridl'directory/. . . /design_pge/layer.mann <vaxfilename>
Once all six MANN files have been transferred to the VAX system the design can be
submitted to the factory. At this point the customer should consult with either a
member of the Microelectronic Engineering staff or the student factory manager to
determine the best method for expediting maskmaking and fabrication. Assistance is
also available online by consulting the factory help file located on VAXD under the
following file:
635DEPT2 .TEXT.CUSTOMER.RNO
This file contains an overview of how to submit a customer work request form. For
the purposes of this exercise the fabrication of the example design will be discussed.
After the customer request form has been submitted reticles can be made which
will be used in the GCA stepper to print the image onto the wafer. Since the GCA
Stepper used in the RTT Microelectronic Engineering labs is a 10:1 reduction stepper,
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the MANN script increases the size of each box in the fractured cell by ten times.
Therefore, the image on the reticle will be ten times the die size on the actual
fabricated wafer.
Reticles are made on emulsion masks using a pattern generator. One reticle is
made for each of the six layers in the process. The reticles produced by the pattern
generator and the standard development process are clear field reticles, with the
boxes in the MANN files being represented by dark areas in the reticle. It is
important to note that the diffusion, polysilicon and metal reticles are clear field
reticles. On a dark field reticle, the area surrounding the exposed image is dark,
while the exposed image has been bleached clear during development. The implant,
buried contact, and contact cut reticles are dark field reticles. This image reversal is
used in conjunction with the positive photolithography scheme used in the RTT
NMOS process. A positive photolithography scheme results in exposed resist being
washed away during development. Those areas which do not have a photoresist
covering are etched away during the subsequent etch step. In the case of the
diffusion (active) layer, the nitride over the field oxide region will be etched away,
while the nitride remaining over the diffusion region will prevent a thick field oxide
from growing over the active region. For the polysilicon and metal layers, those areas
which represent the final polysilicon and metal lines of the circuit will be protected
by photoresist during the etch step. Contrastingly, the implant, buried contact and
contact cut reticles will produce photoresist images which will allow these areas to
be removed during the etch step. A flowchart of the RTT NMOS process used in
this exercise can be found in Appendix G.
Also located in Appendix G is the customer request form used to submit the
example project to the factory. Although there are only six mask layers, there are
over fifty individual process steps in the RTT NMOS process. The six masks
mentioned above represent only the customers masks. Six additional masks are used
to place a test chip die in every other die site of every other row on the customer's
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wafers. These test die will be used by the student factory to extract parametric
information. In addition to these lithography steps are the high temperature
oxidation processes used to grow the field oxide, sacrificial (KOOI) oxide, and the
gate oxide. High temperature diffusion processes are also used to anneal the
implantations, drive in the spin on dopants, and grow the insulating boro-silicate
layer. There are two steps which utilize a chemical vapor deposition process to
deposit the nitride, used to mask the active areas, and the polysilicon, used for the
transistor gates. The ion implanter is used to adjust the thresholds of the
enhancement transistors and field region and to create the depletion mode
transistors. All of the photolithography steps have a subsequent etch step. Prior to
the last photolithography step is the evaporization of the metal layer. Figure 35 is a
representative cut away view of the RTT NMOS process.
8-5 Ohm-cm P-type SI
Implant
Polysilicon
Isolation
ESSS3Metal
I Silicon Dioxide
EZDDiffusion
Figure 35 RTT NMOS Process Cutaway
After a customer request form has been verified a process flow is generated. On
this flow is the information needed by the factory operators to correctly process the
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wafers. It is also on this flow that the operators will record measurements taken
during the process to monitor the progress of the wafers. These measurements
include information such as layer thicknesses, sheet resistivities, and junction depths.
Operators also note exposure times, furnace temperatures, etch rates, implant doses
and other process variables. This information can be used at a later time to
determine the cause of failure should the devices not operate as expected. In the
case of the example lots, the first two lots submitted did not function and
measurements of the field region resistivity revealed that the ion implanter was not
functioning properly. Since the processing is carried out by the student factory little
customer interaction occurs during the fabrication period except to status the
progress of the wafers through the factory. Once fabrication has been completed the
wafers will be turned over to the customer for the next and final interactive step of
this methodology, test.
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V. TEST
After the factory has completed the processing of the submitted design, the
wafers will be turned over to the customer. Parameter extraction from the control
wafers and the test die will be performed by the RTT Microelectronic Engineering
Student Factory. Once the customer has received the wafers and the extracted
parametric information, testing can begin. At the time of this writing the RTT
NMOS process was still being developed, consequently the two lots of the example
design did not yield any working devices. Therefore, the test portion of this
document is a guideline for what would have been done had the wafers been
returned fully functional.
The first step of the process would be the comparison of the process parameters
extracted from the finished product to those used in the device model. Discrepancies
in parameters such as threshold voltage, sheet resistances, and parasitic capacitances
should be noted and the simulations rerun with the new parameters. These
simulations may flag potential timing problems or race conditions which may occur
due to the inaccuracies of the original model file. Once the process has been run
successfully and stabilized, model files can be created which will not only represent
the optimum process but worst case conditions. Simulation with these worst case
models can be used to develop process independent designs.
The next step would be the testing of the structures on the perimeter of the RTT
NMOS Standard Pad Frame. The results from these devices could be used in
conjunction with the parameters extracted by the factory to verify device
performance. This is largely an academic step to be used as a tool in aiding those
students not familiar with circuit processing to learn the effects of process variation
on design. Therefore, the first structures which should be observed are the diffusion,
polysilicon, and implant resistors located on the perimeter of the die. These resistors
can be measured using the semiconductor parameter analyzers available in the
Microelectronic Engineering Laboratories. By sweeping the voltage applied to the
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resistors and measuring the resulting current the resistance of each resistor can be
calculated. Then the approximate sheet resistance can be calculated from the known
dimensions of the resistors by solving the following two simultaneous equations:
ps (# of squares in long resistor) + 2ps (# of squares in clubhead) = R,_
ps (# of squares in short resistor) + 2pg (# of squares in clubhead) = R~
where ps is the sheet resistance of the layer being measured and R and R~ are the
measured resistances of the long and short resistors. Replacing the values for the #
of squares in each resistor from the discussion of the RTT NMOS Standard Pad
Frame and solving for the sheet resistance yields the following:
ps = (\ - Rs)/44
The next devices to be measured are the enhancement mode and depletion mode
transistors. One of the most widely used measurement techniques is the generation
of the characteristic curves. These curves are generated by sweeping the gate and
drain voltages and measuring the drain current. The curves can then be compared
with a similar family of curves generated from the spice model file. Figure 36 depicts
the spice circuit used to generate the characteristic curves for the enhancement mode
transistor.
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Figure 36 Enhancement Mode Transistor Characteristic Curve Circuit
The input VDS is swept through a range of input voltages. Each transistor is biased
with a different gate voltage and will yield an individual curve. The voltage sources
VI through V5 act as dummy sources and are used by SPICE to measure the
resulting drain to source current. The resulting spice generated curves are shown in
Figure 37. These curves are useful for observing parameters such as Lambda,
transistor gain and breakdown voltages (depending upon how far VDS is swept). In
addition to these characteristic curves, other tests can be run to more fully
characterize the device.
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After the transistors have been fully tested, the inverters can be characterized to
determine the logic threshold or switching point. Figure 38 represents the spice
generated input/output characteristics of the 4:1 and 8:1 inverters.
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Figure 38 Inverter Characteristic Curves
The last test structure to be tested is the ring oscillator. The ring oscillator is used to
characterize the switching speed of the devices. The simulation results in Figure 39
are spice generated and yield an average delay time of 1.2 nanoseconds, where
VOUT1 is the output at the plain metal pad and VOUT is the PADOUT output.
This number is an extreme underestimation since none of the parasitic capacitances
have been accounted for. Once the process has been finalized these results can be
compared with actual measurements to determine the validity of the simulations.
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Figure 39 Ring Oscillator Simulation Results
After all of the information about the individual devices has been obtained
testing of the actual circuit can begin. Using a bread board version of the
stimulation circuit depicted in Figure 40, the corresponding results can be measured
using a logic analyzer. Although this is a rather crude method of testing a digital
circuit, no other method currently exists at RTT. The test circuit is primarily used to
generate the two phase clocking scheme specified by the original assignment. Binary
ripple counters are connected serially, producing an N-bit counter. The speed of
PHH and PIH2 can be regulated by using different pairs of consecutive outputs. This
set up is particularly useful since the actual speed
of the fabricated devices is not
known. Not only can the outputs be used to generate PHH
and PHH, they can also
be used to formulate the inputs to the circuits. For example, two of the inputs can
be used as the A and B inputs of the AND gate test circuit. The number of binary
counters needed for the circuit depends upon the speed and number of inputs the
user wishes to test. Unfortunately, since there were no functional devices available at
the time of this writing, no results using the test
circuit are available.
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Figure 40 Sample Test Stimulation Circuit
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VI. CONCLUSIONS
The previous sections of this document have presented a method by which a
designer can go from a circuit concept to a fully functional circuit. While this
presentation represents only one method of design to device transformation, it is
certainly not the only method available. And there are a number of missing elements
which would make it possible to produce much better devices. The first of these
elements would be the addition of a switch level simulator. This addition would
dramatically reduce the simulation time of the transistorized version of the circuit,
thereby reducing the total design time. It would also make the simulation of large
scale digital circuits feasible. The Computer Engineering Department at the
Rochester Institute of Technology currently possesses a switch level simulator known
as RNL, but at the time of this writing it had not yet been integrated into the
current package of software tools.
The second area which requires modification is the area of schematic
verification. The Layout Parameter Extractor (LPE) needs to be integrated with the
other layout verification tools. This includes the writing and verification of the
appropriate script files to control LPE and the extraction of a valid set of process
parameters from the RTT NMOS process. It is these parameters which will be used
by LPE to compute the parasitic resistances and capacitances. The parasitic
elements, along with the extracted device areas and perimeters could then be
appended to the circuit netlist for resimulation using MSPICE. This information
would yield more accurate simulations and aid in avoiding timing problems.
The development of accurate model files is crucial to this entire process, without
them the development of larger and faster circuits will be almost impossible. In
addition to typical valued model files, thought should be given to the development
of skew valued model files which represent the worst case process. Successful
simulation with the appropriate skew files would enable a designer to develop
process independent designs. These files would also make the development of an
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accurate standard cell library feasible. A standard cell library at RIT would allow
students studying integrated systems to design, fabricate, and test their projects
without having to develop individual gates.
The last area which needs to be developed is the area of integrated circuit test.
The use of breadboard stimulation circuits and logic analyzers is a cumbersome test
environment even for moderately sized circuits. The Department of Computer
Engineering at RTT currently has two copies of Mentor Graphics Hardware
Verification System (HVS) which could be used to test digital circuits. Although
Mentor Graphics no longer actively supports HVS, the personal computer
compatible version could be used until a better test system can be brought on line.
More specific to this project are a couple of items which could be improved
upon should this experiment be repeated. Most of these improvements are in the
layout section of this design. The first improvement would be a more effective use
of hierarchy in the layout of the multiplier. An improved use of hierarchy in the cell
development would allow the designer to make first order estimates of drain and
source areas and perimeters which could then be appended to the transistorized
circuit netlist for more accurate simulations. Improved use of hierarchy would also
reduce the size of the design database and decrease the time for DRC and LVS to
verify the layout.
Due to the fact that there were no devices which could be tested, it is difficult
to make definite conclusions concerning circuit performance. However, there is at
least one item which should be included in future layouts, that is the addition of
substrate contacts. These contacts should be placed in several locations throughout
the layout and would help ensure proper biasing of the substrate. However, the
objective of this project was not the optimization of a particular circuit but the
development of a method by which a circuit could be designed and fabricated. An
objective which has been successfully reached.
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APPENDIX A: SOFTWARE TOOLS DESCRIPTION
[1] NETED is part of Mentor Graphics IDEA Series schematic capture software
package and is used to draw schematic diagrams of electronic circuits.
[2] SYMED is also part of Mentor Graphics IDEA Series schematic capture software
package and is used to create and modify logic symbol's for use in higher level
schematic diagrams.
[3] EXPAND is Mentor Graphics IDEA Series gateway between the schematic
capture options and the circuit simulators. EXPAND is a translator which extracts
the timing, functionality, and connectivity information from the schematic diagram
and places it into a single design file for use by either a simulator or the layout
verification tools.
[4] EXTRACT is a netlister which takes the connectivity properties, and hierarchical
model information from the design file created by EXPAND and prepares it for use
by the QUICKSIM server. It is sometimes referred to as a preprocessor for
QUICKSIM and can be used only after the circuit has been EXPANDed.
[5] QUICKSIM is an interactive logic simulator which can be used to verify the
functionality of a circuit whose schematic has been prepared withe schematic editors
NETED and SYMED.
[6] MSPICE is Mentor Graphics Idea Series analog simulator. The simulator is based
on SPICE 2G and contains a graphic package.
[7] MSIMON is Mentor
Graphics' MOS specific analog simulator and is also based
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on SPICE 2G and contains a graphics package.
[8] RNL is a switch level simulator which models transistors as resistor-capacitor
networks..
[9] HVS was Mentor Graphics' Hardware Verification system which can be used to
test digital circuitry.
[10] CHIPGRAPH is Mentor Graphics Idea Station Layout editor.
[11] DRC is the Design Rule Checker and is part of the ECAD Dracula Tools. It is
used for verifying the physical layout.
[12] ERC is also part of ECAD's Dracula package and is the layout Electrical Rule
Checker.
[13] LVS, the Dracula Layout Versus Schematic Verification Tool is used to compare
the schematic to the layout.
[14] LPE is the Layout Parameter Extractor and is also part of ECAD's Dracula
Package. The parameters extracted by LPE can be back annotated onto the netlist
for more accurate simulations.
[15] MANN is a script file prepared by James Taylor which will fracture a layout,
verify that the fractured layers match the original layers, and convert the fractured
layers into ASCH MANN format which can be utilized by RTT Microelectronic
Engineering's pattern generator.
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TO:
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING
MEMO
George Brown, Roy Czernikowski , Jin Palmer, Madhu,
Dave Pearlman, Richard Kenyon, all micro facultyFROM: Lynn Fuller
DATE: November 1, 1988
SUBJECT: RIT NMOS Process
We have now completed our second run of our NMOS process using
poly gate and ion implantation. The results have been excellent
and we will now accept any designs from you for processing. He
will make the masks and process the wafers. We hope to return
completed wafers in 10 weeks. As we get more experience the
processing time may decrease.
Design Criteria.
1. Lambda equals 2 microns, minimum geometry is 2 lambda.
2. Assume VTO threshold of +1 and -4 for enhancement and
depletion mode devices respectively.
3. The process is a 6 mask process as follows:
3.1 diffusion
3.2 buried contact
3.3 implant
3.4 poly
3.5 contact cut
3.6 metal
4. The chip dimensions should be 4000 by 4000 micrometers
Including alignment marks, resolution targets, test structures
and Identification. You may merge as many student designs as
you want in this area. We can not make multl chip masks.
5. The alignment marks must be on the outside edge of the chip
with a clear surround so that we can see the wafer to do the
alignment.
6. Mann files must be provided on the VAX/VMS system for each
layer -
7. The wafers will not be packaged because the package costs $10.00
each. A few devices may be packaged but we do not want to package
bad devices. Thus test must be done at the wafer level. We do
not have test equipment for digital circuits. We hope that
computer engineering can provide this capability.
8. A standard pad arrangement (pads are 100 by 100 microns) needs
to be designed and probe cards purchased for our prober.
9. Test structures must be included on each chip.
Two resistors for diffusion, implamt, and poly; transistors __-erf
enhancement and depletion devices; inverters of various gains;
and a ring oscillator.
10. MOSIS NMOS SPICE parameters may be used until you extract
RIT spice parameters from your test structures.
^a It.
APPENDIX C: SUPREM H PROCESS SIMULATIONS
[1] NMOS process section through drain/source area
[2] NMOS process section through enhancement transistor gate
[3] NMOS process section through depletion transistor gate
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AAA STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM AAA
AAA VERSION 0-05 AAA
1 TITL NMOS PROCESS SECTION THROUGH DRAIN gnilsr.E AREA
2 GRID DYSI=0.01, DPTH=0.4, YMAX=4.0
3 SUBS ORNT=100,ELEM=B,CONC=2.0E15
4....C0MM LOCATION: CTFC1 167 . THES IS 3DRNSRC . Ift
5 COMM DPTH IS THE SILICON REGION! ONE DEPTH
_ COMM YMAX IS THE TOTAL SILICON THICKNESS EXAMINED
7 MODEL NAME=SPM1, GATE=-, CELK =0.0. QSSQ=1.0E11
8.... COMM STEP 01 IND01 FOUR POINT FROBE AND SCRIBE
9 COMM STEP 02 CLE01 RCA CLEAN
10 COMM STEP 03 0X105 1000A OXIDE
.1 STEP TYPE=OXIDE, TIME=50, TEMP=1100, TRTE =0.0, M0DL =DRYO
12 COMM STEP 04 CVD02 DEPOSIT CVD NITRIDE
13 COMM STEP 05 PHL01 MASK 1 DIFFUSION (ACTIVE REGIONS)
14 COMM STEP 06 ETC09 ETCH NITRIDE
15 COMM STEP 07 ETC06 ETCH OXIDE IN HF
1_ COMM STEP 08 IMP01 FIELD IMPLANT
17 COMM STEP TYPE=IMPL, ELEM=B, D0SE = 1E13, AKEV = 150
IS.... COMM STEP 09 ETC07 STRIP PHOTORESIST
19 COMM STEP 10 CLE02 RCA CLEAN
20 COMM STEP 11 0X107 GROW FIELD OXIDE
21 STEP TYPE=OXIDE, TIME=130, TEMP=1100, TRTE=0.0* M0DL=NITO
22 COMM STEP 12 ETC09 PLASMA ETCH NITRIDE
23 COMM STEP 13 ETC03 ETCH OXIDE IN HP
24 STEP TYPE =ETCHf TEMP =25.0
25 COMM STEP 14 CLE01 RCA CLEAN
26 COMM STEP 15 0X106 KOOI OXIDE
27 STEP TYPE =OXIDE, TIME =30, TEMP=1100, TRTE =0.0f M0DL =DRYO
28 COMM STEP 16 PHL01 MASK 2 - IMPLANT
29 COMM STEP 17 IMP01 DEPLETION TRANSISTOR IMPLANT
30 COMM STEP TYPE=IMPL. ELEM =P. D0SE = 4.5E12, AKEV =65
1 COMM STEP 18 ETC07 STRIP PHOTORESIST
32 COMM STEP 19 IMP01 ENHANCEMENT TRANSISTOR THRESHOLD ADJUST
33 STEP TYPE=IMPL, ELEM=B, D0SE-18E11, AKEV =30
34 COMM STEP 19.1 ETC03 --- ETCH KOOI OXIDE IN HP
25 STEP TYPE =ETCH, TEMP =25.0
36 COMM STEP 19.2 0X106 GATE OXIDE
37 STEP TYPE =OXIDE, TIME =30, TEMP=1100, TRTE=0.0, MODL=DRYO
o8 COMM STEP 20 PHL01 MASK 3 BURIED
39 COMM STEP 21 ETC03
- ETCH OXIDE
40 COMM STEP 22 CLE02 RCA CLEAN
41 POMM STEP 23 CVD01
- DEPOSIT POLYSILICON
42 COMM STEP 24 PHL01
- MASK 4 - POLY
A3 COMM STEP 25 EIC08 ETCH POLY
44 COMM STEP 26 ETC03 ETCH OXIDE IN HE
t,rrt STEP TYPE =ETCH, TEMP =25.0
_ ronr STEP 27 DIF04 DIFFUSION Ot
N+ DRAIN AND SOURCE AND BRIEF OXIDE
'_TEP TYPE=PDEP, ELEM=P, TIME=10, TEMP=900, TRTE=0.0, C0NC=B.5E20
48 STEP TYPE-OXIDE, TIME =5. TEMP
=900, TRTE =0.0. M0Dt, = STMO
_g COMM STEP 28 CVD03 SILOX GLASS
50 COMM STEP 29 PHL01 MASK 4
- CONTACT CUTS
51 .COMM STEP 30 ETC03 ETCH SILOX
. ."MM C-TIF Si MET01
--- DEPOSIT >tETAL
C^MM STEP 32 PHL02
- MASK 5 - METAL
54*.... COMM STEP 33 ETC05 ETCH METAL
55 PRINT HEAD =Y
56 COMM SET PLOT PARAMETERS
-7 PLOT WIND=0.5, NHEC=7, IDIV=Y, TOTL=Y, AXIS=Y
W.'... COMM STEP 34 SIN01 SINTER
=-,9 ..STEP TYPE =OXIDE, TIME =20. TEMP
=450, TRTE=0.0, M0DL=NIT0, M0DL = SPM1
60 !".".". COMM STEP 35 TESOi - TEST
SI END ALL HONE
$v<|e %
<ri03
I- ACCESS SECTION THROUGH DRAIN SOURCE AfiEA
iTEP 34 SINOl SINTER
ETEP i il
NEUTRAL AMBIENT DRIVE-IN
TOTAL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE = 450.000 DEGREES C
."XIDE THICKNESS = 4.8664E-02 MICRONS
I OXIDE
I DIFFUSION
I COEFFICIENT
I SILICON
I DIFFUSION
I COEFFICIENT
I
I SEGREGATION
I COEFFICIENT
I SUREACE I
I TRANSPORT
I COEFFICIENT I
BORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I 8.56839E-11 I
PHOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
SURFACE CONCENTRATION = -2 . 536741E+20 AT0MS/CM"3
GATE MATERIAL = N+ POLY SILICON UNDER GATE = N - TYPE
OXIDE THICKNESS = 486.6 ANG. CAPACITANCE/AREA = 7.09E-04 PF/UM2
THRESHOLD VOLTAGE =AAAAAAA VOLTS AT SURFACE STATES = l.OOE+ll
JUNCTION DEPTH
0.452713
SHEET RESISTANCE
MICRONS I 50.6433
I 16606.6
OHMS/SQUARE
OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
3.842581E+14
2.099261E+15
2.483519E+15
2.486026E+15
IS 15.5 X OF TOTAL
IS 84.5 X OF TOTAL
IS 99.9 X OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
5.834963E+10
1.580206E+12
1.638556E+12
1.638556E+12
IS 3.56 % OF TOTAL
IS 96.4 % OF TOTAL
IS 100. 7. OF INITIAL
CHEMICAL CONCENTRATION OF PHOSPHORUS
OXIDE CHARGE =
SILICON CHARGE =
TOTAL CHARGE =
INITIAL CHARGE =
3.851535E+14
3.639262E+15
4.024415E+15
4.024417E+15
IS 9.57 7. OF TOTAL
IS 90.4 7. OF TOTAL
IS 100. 7. OF INITIAL
%.l
WMOS PROCESS SECTION THROUGH DRAIN SOURCE AREA
STEP j-i bINOl SINTER
I STEP = 11 TI!iE = 20.0 MINUTES.
DEPTH
< UM>
-0.05
000
0 .40
0.60
I CONCENTRATION (LOG ATOMS/CO
4 15 16 17 18 19 20 21
I I I B I I I I I
i I IB I I I I I
I I IB I I I I I
I I IB I I I I I
I I B I I I I I
I I B I I I I I
I I B I I I I I
I I B I I I I I
I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
I I I B I I I I I
B
I I I B I I I I I
I I I B I I I I I
I I IB I I I I I
I I IB I I I I I
I I IB I I I I I
I I B I I I I I
I I B I I I I I
I I B I I I I I
I I E I I I I I
I I E I I I I I
I I B I I I I I
I I BI I I I I I
I I BI I I I I I
I I EI I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I E I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I B I I I I I I
I I E I I I I I I
0 .80
jkge %-3
NMOS PROCESS SECTION THROUGH DRAIN SOURCE AREA
STEP 34 SINOI SINTER
[ STEP =11 TIME = 20.0 MINUTES.
DEPTH
(UM)
-0.05
0 .00
0.40
0 .60
I CONCENTRATION (LOG ATOMS/CO
i4 15 16 17 18 19 20 21
I I I I I I P I I
I I I I I I P I I
I I I I I I PI I
I I I I I I PI I
I I I I I I P I
I I I I I I P I
I I I I I I P I
I I I I I I PI I
I I I I I I PI I
p p__
I I I I I I I P I
I I I I I I I P I
I I I I I I I P I
I I I I I I I P I
I I I I I I P I I
I I I I I I P I I
I I I I I I P I I
I I I I I I P I I
I I I I I I P I I
p
I I I I I PI I I
I I I I I P I I I
I I I I I P I I I
I I I I I P I I I
I I I I P I I I I
I I I IPI I I I
I I I IPI I I I
I I I PI I I I I
I I IPI I I I I
I I IP I I I I I
I IPI I I I I I
I IPI I I I I I
I I I I I I I I
I PI I I I I I I
IPI I I I I I I
IPI I I I I I I
IP I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
p I I I I I I I
O.SO P-
tA^e %A
JflOS PROCESS SECTION THROUGH DRAIN SOURCE -SEA
STEP 34 SINOl -- iKiGK
STEP 11
DEPTH
(UM)
-O.05
0.00
0 .20
0 .40
0 .60
I CONCENTRATION (LOG ATOMS/CO
4 15 16 17 18 19 20 21
I I I I I I A I I
I I I I I I A I I
I I I I I I Al I
I I I I 1 I Al I
I I I I I I Al I
I I I I I I Al I
I I I I I I I A I
I I I I I I I A I
I I I I I I I A I
I I I I I I IA I
I I I I I IAI I
I I I I I I I I
I I I I I IAI I
I I I I I I I I
I I I I I IAI I
*
IIIIIAIII
I I I I IAI I I
I I I I I I I I
I I I I IAI I I
I I I IAI I I I
I I I I I I I I
I I I IAI I I I
I I I Al I I I I
I I IAI I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
I I A I I I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
I IAI I I I I I
I I I I I I I I
O80
Pao, %S
- a a a 1 J.1L
: . . . .GRID
3. . . .SUBS
4. . . .COMM
5 . . . . COMM
6. . . .COMM
7 MODEL
3 . . . .COMM
9. . . .COMM
10. . . .COMM
il. . . .STEP
12. . . .COMM
13 COMM
. . . .COMM
.5. . . .COMM
lib. . . .COMM
L7. . . .COMM
IS... .COMM
19. . . .COMM
20 COMM
21 STEP
22 COMM
:: 3 . . . . C 0 M M
24 STEP
25 COMM
26 COMM
27- . . .COMM
23. . . .STEP
29 COMM
10. . . .COMM
31 COMM
32.... COMM
33 COMM
3 4 STEP
35 COMM
3 6 STEP
37. .. .COMM
33 STEP
39. . . .COMM
-.,>. . . .COMM
-U . . . .COMM
ft2. . . .COMM
43 ... . COMM
44. . . .COMM
45. . . .COMM
46 COMM
47 COMM
48. . . .STEP
49. . . .STEP
50. . . .COMM
:cc SECTION THROUGH ENHANCEMENT TRANSISTOR GATE
PHL01
ETC09
07 ETC06
08 IMP01
TYPE=IMPL,
09 STC07 -
10 CLE02 -
11 0X107 --
- MASr:
-- ETCH NITRIDE
ETCH OXIDE IN HE
- FIELD IMPLANT
DOSE-1 '
IS)
TYPE=OXIDE, .
STEP 12 ETC09
STEP 13 ETC03
ELEM=b. D0SE=1EI3. AKEV=150
-
..TRIP PHOTORESIST
- RCA CLEAN
GROU FIELD OXIDE
1100, TRTE=0.0, M0DL=NIT0TIME=130, TEMP-.x
PLASMA ETCH
" OXIDE
NITRIDE
IN HE
DEPOSIT
MASK 4
ETCH POLY
ETCH OXIDESTEP 26 ETC03 - IN HE
STEP 27 DIF04 DIFFUSION OF N+ DRAIN AND SOURCE
STEP TYPE=FDEP, ELEM=P, TIME=10, TEMP=900, TRTE=0.>
TYPE=OXIDE, TIME=10. TEMP=900, TRTE=0.0. MODL=NITO
TYPE=OXIDEF TIME=5, TEMP=900, TRIE=0.0, MODL=NITO
STEP 28 CVD03 SILOX GLASS
AND BRIEF
C0NC=8._
OXIDE
E20
56,
... -J .
60 ,
6 1 .
- n
OMM STEP
OMM STEP
OMM STEP
OMM STEP
OMM
RINT
29 PHLO
3 0 ETCO
31 f^ETO
3 2 F H L 0
OMM
LOT
OHM
TEP
OMM S
ND AL
TEP 3
HEAD =
ET PL
IND = 0
TEP 3
YPE = 0
TEP 3
L DON
3 ETCO
Y
OT PAR
.50, N
4 SINO
XIDE,
5 TESO
E
I MASK '. - CONTACT CUTft
3 ETCH SILOX
1 DEPOSIT METAL
2 MASK ft - nETAL
5 ETCH METAL
AMETERS
DEC = 4, IDIV =Y. TOTL'-i. AXI3 = Y
1 SINTER
TIME=20, TEMP=450, TRTE=0.0, MODL=NITO, M0DL=SPM1
1 TEST
fAte %(/>
r.U_ - UCL33 .'ELTIC "tiROO
TEP 1 4 3 I N 0 1 S I N T _. P
-HNCiiilEN. T'-AN.T'.. IUR i-. AT;
NEUTRAL AMBIENT DRIVE-
COTAL STEP TIME
!NITIAL TEMPERATURE =
: ft IDE THICKNESS
;0.0 MINUTES
450.000 DEGREES C,
"
. 1050E-02 MICRONS
I OXIDE I
I DIFFUSION I
I COEFFICIENT I
SILICON I
DIFFUSION I
COEFFICIENT I
SEGREGATION
COEFFICIENT
I SURFACE
I TRANSPORT
I COEFFICIENT
<ORON I 4.74435E-19 I 4.44983E-15 I 4.50259E-04 I 3.56839E-11 I
SURFACE CONCENTRATION = 4.300505E+13 AT0MS/CM"3
GATE MATERIAL
OXIDE THICKNESS
THRESHOLD VOLTAGE
JUNCTION DEPTH
N+ POLY SILICON UNDER GATE = P - TYPE
710.5 ANG. CAPAC ITANCE/AREA = 4.86E-04 PF/UM2
1.08 VOLTS AT SURFACE STATES l.OOE+11
SHEET RESISTANCE
8345.71 OHMS/SQUARE
NET ACTIVE CONCENTRATION
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
3.896356E+11
1.632541E+12
2.022176E+I2
2.022176E+12
IS 19.3 /. OP TOTAL
IS SO. 7 V. OF TOTAL
IS 100. '. OF INITIAL
CHEMICAL CONCENTRATION OF BORON
OXIDE CHARGE
SILICON CHARGE
TOTAL CHARGE
INITIAL CHARGE
.896356E+11
, 6 32 5 4 1 E + 1 2
,022176E+12
.022176E+12
IS 19.3 '/. OF TOTAL
IS 80.7 '.'. OF TOTAL
IS 100. '/. OF INITIAL
ft,e ^ ?
-, r. ! :
ST ;
ST I
DEPTH
> UM )
:ess sec
:
.N01
--
. 0 T
CN THROUGH ENHANCEMENT TP A.v-. ISTOR
SINTER
i 20.0 MINUTES ,
CONCENTRATION (LOG ATOMS/CO
16 17
<TE
18
0.40
I
I
I
I
I
I
I
I
A-
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
On 60
I A I
I A I
I A I
T
1 A I
I A I
: A I
i * I
T A I
T A I
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
-A-
1
I
I
T
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Pmc ft.f.J
DEPTH
UM)
'OS PROCESS SECTION THROUGH ENHANCEMENT TRANSISTOR AAT
!EP '.a . li.Ol SINTER
!TEP - 10 TIME = 20.0 nINUTES,.
CONCENTRATION (LOG ATOMS/CO
15 16 17 IS
0 0
0 ., 2 0
0 .40
0 -60
1 I TBI I
"" I I I I
1 I I B I I
1 I I B I I
1 I I B I I
1 I I B I I
1 I I B I I
1 I I B I I
1 I I B I I
I I I B I I
1 I I B I I
I I I R T T
I I I B I I
1 I I B I I
I r t h t
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I I B I I
I I IB I I
I I IE I I
B
I I B I I
I I B I I
I I BI I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
I I B I I I
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AAA STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM AAA
AAA VERSION 0-05 AAA
IIIL NMOS PROCESS SECTION THROUGH DEPLETION TRANSISTOR GATE
3.
4.
5.
6 .
7.
8.
9.
10.
11.
12 .
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25 .
26.
27.
28.
29.
30.
31.
3-i
ii a
33.
34.
35.
36.
37.
38.
39.
40.
41 .
42.
43.
44.
45.
46.
47.
48.
49,
50.
GRID
SUBS
,COMM
,COMM
,COMM
.MODEL
.COMM
COMM
.COMM
.STEP
.COMM
.COMM
.COMM
.COMM
.COMM
.COMM
.COMM
.COMM
.COMM
.STEP
.COMM
.COMM
.STEP
.COMM
.COMM
.STEP
.COMM
.COMM
.STEP
.COMM
.COMM
.STEP
.COMM
.STEP
COMM
.STEP
.PRINT
.COMM STEP
DYSI=0.01, DPTH=0.4, YMAX=4.0
0RNT=100,ELEM=B.C0NC=2.0E15
LOCATION: [TFC 11 67. THESIS JEEP. IN
DPTH IS THE SILICON REGION ONE DEPTH
YMAX IS THE TOTAL SILICON THICKNESS EXAMINED
NAME = SPM1, GATE = -, CBLK=0.0, QSS0=-1 . 0E1 ].
STEP 01 IND01 FOUR POINT PROBE AND SCRIBE
STEP 02 CLE01 --- RCA CLEAN
STEP 03 0X105 1000A OXIDE
TYPE=OXIDE, TIME=50, TEMP=1100, TRTE=0.0, M0DL=DRYO
04 CVD02 DEPOSIT CVD NITRIDE
05 PHL01 MASK 1 DIFFUSION (ACTIVE REGIONS)
06 ETC09 ETCH NITRIDE
07 ETC06 ETCH OXIDE IN HE
08 IMP01 FIELD IMPLANT
TYPF,= IMPL, ELEM=B, D0SE=1E13, AKEV = 150
09 ETC07 STRIP PHOTORESIST
STEP
STEP
STEP
STEP
STEP
STEP
STEP
STEP
STEP
TYPE =
STEP
STEP
10 CLE02 RCA CLEAN
11 0X107 GROW FIELD OXIDE
OXIDE, TIME=130, TEMP=1100, TRTE=0.
12 ETC09 PLASMA ETCH NITRIDE
13 ETC03 ETCH OXIDE IN HE
M0DL=NIT0
,COMM
,COMM
,COMM
,COMM
,COMM
,COMM
,COMM
,COMM
.STEP
STEP
,COMM
TYPE=ETCH, TEMP=25.0
STEP 14 CLE01 RCA CLEAN
STEP 15 0X106 KOOI OXIDE
TYPE=OXIDE, TIME=30, TEMP=1100, TRTE
STEP 16 PHL01 MASK 2 - IMPLANT
STEP 17 IMP01 DEPLETION TRANSISTOR
TYPE=IMPL, ELEM=P, D0SE=4.5E12, AKEV=65
STEP 18 ETC07 STRIP PHOTORESIST
STEP 19 IMP01 ENHANCEMENT TRANSISTOR
TYPE=IMPL, ELEM=B, D0SE=18E11, AKEV=30
STEP 19.1 ETC03 ETCH OXIDE IN HF
TYPE=ETCH TEMP=25.0
STEP 19.2 0X106 GATE OXIDE
TYPE=OXIDE, TIME=30, TEMP=1100
HEAD=N
20 PHL01 MASK 3 BURIED
STEP 21 ETC03 ETCH OXIDE
STEP 22 CLE02 RCA CLEAN
STEP 23 CVD01 DEPOSIT POLYSILICON
STEP 24 PHL01 MASK 4 - POLY
STEP 25 ETC08 ETCH POLY
STEP 26 ETC03 ETCH OXIDE IN HE
STEP 27 DIF04 DIFFUSION OF N+ DRAIN
STEP TYPE=PDEP. ELEM=P. TIME=10, TEMP
TYPE=OXIDE, TIME=10, TEMP=900, TRTE=0.0
TYPE=OXIDE, TIME=5, TEMP=900, TRTE=0.0,
STEP 23 CVD03 SILO' GLASS
0.0, MODL=DRYO
IMPLANT
THRESHOLD ADJUST
TRTE=0.0, M0DL=DFYO
AND SOURCE AND BR
0, TPTE=0.0, CONC
MODL=NITO
M0DL=NITO
IEf O-IUt
=8 . 5E2w
, C OMM
, COMM
,COMM
, COMM
,
r' R I N
,COMM
.PLOT
, COMM
,STEP
, COMM
, END
STEP S
STEP 3
STEP 3
SET HE
T HAD=
SET PL
WIND=0
STEP 3
TYPE-0
STEP 3
ALL DON
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> ETC 0 3 ETC H S 1 L 0 X
M E T 0 1 DEPOSIT METAL
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iDER FLAG TO Y FOR YES
T PARAMETERS
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SIN01 SINTER
IDE. TIME=20, TEMP=450, TRTE=0.0.
TES01 --- TEST
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HUb FS.CC-bS SECTION THROUGH -ErLETION TRANSISTOR
TEP 34 SINOl SINTER
VIu'i.'RAL AMBIENT DRIVE-IN
07AL STEP TIME = 20.0 MINUTES
INITIAL TEMPERATURE - 450.000 DEGREES C
XIDE THICKNESS = 6.9425E-02 MICRONS
I OXIDE I SILICON I I SURFACE I
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I
iORON I 4.74435E-19 I 4.44983E-I5 I 4.50259E-04 I 8.56839E-11 I
HOSPHORUS I 1.84664E-17 I 7.17692E-16 I 10.000 I 1.21707E-08 I
SURFACE CONCENTRATION = -6 . 726227E+16 AT0MS/CM"3
SATE MATERIAL = N+ POLY SILICON. UNDER GATE = N - TYPE
OXIDE THICKNESS = 694.3 ANG. CAPAC ITANCE/ AREA = 4.97E-04 PE/UM2
THRESHOLD VOLTAGE = -4.17 VOLTS AT SURFACE STATES = l.OOE+11
JUNCTION DEPTH I SHEET RESISTANCE
I
C> 743896 MICRONS I 5161.51 OHMS/SQUARE
I 21219.1 OHMS/SQUARE
NET ACT/WS "CONCENTRATION
OXIDE CHARGE = 3.171944E+11
SILICON CHARGE = 1.910912E+12
TOTAL CHARGE = 2 . 228106E+ 12
INITIAL CHARGE = 2.214940E+12
IS 14.2 /. OF TOTAL
IS 85.8 7. OF TOTAL
IS 101. X Ot INITIAL
Ji-iEMICAL CONCENTRATION OF BORON
OXIDE CHARGE = 3.698313E+11
SILICON CHARGE = 1.652571E+12
TOTAL CHARGE = 2.022403E+12
INITIAL CHARGE = 2.022403E+12
CHEMICAL CONCENTRATION OF PHOSPHORUS
flXTnE CHARGE = 5.263690E+10
SILICON CHARGE = 2.356522E+12
TOTAL CHARGE = 2.409159E+12
TNITIAL CHARGE = 2.409159E+12
IS 18.3 7. OF TOTAL
IS 81.7 7. OF TOTAL
IS 100. 7. OF INITIAL
IS 2.18 % OE TOTAL
IS 97.8 7. OF TOTAL
IS 100. 7. OF INITIAL
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APPENDIX E: STUDENT PROJECTS ON SAMPLE CfflP
There are three other student designs on the final layout of the example
fabricated chip. The first of these is located in the lower left corner of the lower
pad ring. The circuit represents a 16x1 nMOS Static Random Access Memory
(SRAM) designed by microelectronic engineering student W. David Dougherty for
his senior research project. Figure 41 represents the top level schematic of the
design. Details of this project can be found in the 1988 RIT Microelectronic
Conference Proceedings.
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Figure 41 16x1 nMOS Static Random Access Memory Circuit
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Located in the upper portion of the lower pad ring is a three bit binary counter
designed by computer engineering student Teresa Earsing for the undergraduate
Introduction to VLSI Design (EECC 630) class project. The counter is controlled by
a two phase clocking scheme and is designed to be similar in features and operation
to a 74S163A. This project was assigned as the project for the spring 1988 (873) class.
Figure 42 represents the top level schematic of the counter, further details can be
obtained by contacting Prof. George Brown at RTTs Department of Computer
Engineering.
Figure 42 Binary Counter
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The final circuit, located in the lower right corner of the lower pad ring, is a
stepper motor controller. The circuit was designed by computer engineering student
Jeff Hanzlick as his project for the graduate level Introduction to VLSI Design
Class (EECC 730 - Fall 1988). The stepper motor controller is clocked by a single
phase and is controlled by three control signals; DIR, NODE, and TYPE. The four
outputs represent coil controls one through four. A schematic of this circuit was not
available at the time of this writing. For more information contact Prof. George
Brown at RITs Department of Computer Engineering.
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APPENDIX F: INPUT AND OUTPUT PADS IN "PUB/MOSIS_PADS
VCC VCC
Jp
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ips | ^pl_
H=16U W=12
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-,NUu
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Figure 43 PADIN Schematic
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Figure 44 PADIN2 Schematic
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VCC
CKT.OUT
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W=58SU
Figure 45 PADOUT Schematic
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APPENDIX G: RTT NMOS PROCESS FLOWCHART
RIT NMOS
PROCESS
FLOWCHART
Page 1
_TART_
Li IDNW
_^w<s3_
L Four PeM Probe
a, a, a *_
' '
| U CLEMMTI Ben* mi
1
la oxm
s-nnr C*M - 1000A
Twiy-1100, TfcM B>
Dry OJ, N Am_
Di-ot,a-a
Miaw O-W*
a, a
_J 1*
| tUCVDM
O Miiwi NHrM.
^cwjJ 1 LrM?i
* 5.1 PHLMMm- # Rrr-o-oi-oiRDsfTMo- (AWm Aim)
Dl-M(M ETC01
11
13 Daiamahi Etefc
Rite
a, a
TOETC-*
PtaMM EMi NftrMs
Dl-M
\
a ETCH
EtchO-M.
UnU P_l Dry
di-06, a, ca
Dl-o-,ci,a-^ r
Page 103
RIT NMOS
PROCESS
FLOWCHART
Page 2
15J
I1-ds, a, a
m nru
ru ifiwt
area, Dom-IEU
-MTfiy-lEOKEV
Di-0-.a, a
I
1U. ETCOT Strip RasM
Dl-05
UJ CLEOJ -'nCA'chJI
D1-D6, Q-CB
1U
Cl, o
8.C
IM OMOT
Grow Oijd* and AhmmI
Tmm-1100, TkM-lM
W-t 08, XOX.W00A
D1-D5.Q-C8
I
1-1 ETCM
Etek
i
D1-0C.CS-O
l*_t
a
T
111 ETCO*
Etch OxtaU
IMIIniaaO
Otaaa-wai 1000A)
Dl-OS, O-CB
IM
O-CB
I
1TJ CLEW - RCA Chan
Dl-M, O-CB
IM OMM -Grew K__l C-uT
TOOA - D1-Q6, O-Q
I
IM "HLfil
Mm- * UT-OM-M-UR
tap-art (D-fsMkm)
Dl-DS
2H DET03
PavPoM
Pt-U-O
Q.C4. IP
I
EI
la-tBUM PtMMpfMTOUt
~
^-SMp RMirtI -M ETcST-SlIV F
j I BbSS
Page 104
RIT NMOS
PROCESS
FLOWCHART
Page 3
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RIT NMOS
PROCESS
FLOWCHART
Page 4
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RIT NMOS
PROCESS
FLOWCHART
Page 5
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RIT NMOS
PROCESS
FLOWCHART
Page 6
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MICROELECTRONIC ENGINEERING
CUSTOMER WORK REQUEST FORM / PROCESS SHEET
LOT *:L890710
FACULTYrTHECLA CHOMICZ
DATE:JULY 18.1989
PROCESS NAME:RITNMOS
USER NAME:TFC1167
DUE BATErSEPT 29,1939
STEP *
STEP!
STEP2
STEP3
STEP4
STEPS
SIEP6
STEP7
STEPS
STEP9
STEPIO
STEP11
STEP12
STEP13
STEP14
STEP15
SIEP16
STEP17
STEP18
STEP19
STEP20
STEP21
STEP22
STEP23
STEP24
STEP25
5TEP26
STEF27
CTEP28
STEP29
5TEP30
STEP31
STEP32''
STEP33
STEP34
Step34a
STEP35
STEP36
STEP37
STEP38
SIEP39
Step39a
STEP40
STEP41
SIEP42
STEP43
STEP44
STEP45
STEP46
OPERA
CODE
IDNOl
CLEOl
0X105
CVD02
PHL03
ETC01
ETC09
ETC06
IMP01
DET02
ETC07
CLE02
0X107
ETC09
ETC01
ETC03
CLE02
0X106
PHL03
IMP01
DET02
LTC07
IMPOI
ETC02
DET02
CLE02
0X106
PH103
ETC01
ETCG3
ETC 07
CLE02
CVD01
PHL03
ETC07
ETC01
ETC08
ETC03
ETC07
CLE02
IMPOI
0X105
ETC02
DET02
GRV01
CVD03
PH103
ETC01
WAFERS
DEVICE
D1-D5
D3-DS
D1-D5
DJ-Df.
D1-D5
NONE
D1-H5
D1-D5
D1-D5
NONE
D1-D5
D1-D5
D1-D5
D1-D5
NONE
D1-D5
D1-D5
D1-D5
D1-D5
Dl-DS
NONE
D]-D5
D1-D5
D1-D5
NONE
D1--DS
D1-D5
D1-D5
NONE
LO -US
D1-D5
D1-D5
D1-D5
D1-U5
None
NONE
D1-D5
D1-D5
D1-D5
D1-D5
D1-D5
D1-D5
NONE
NONE
NONE
D1-D5
D1-D5
NONE
INCL
CON
ci-
ci -
ci-
r.i -
C3
CI,
NON
CI,
Cl-
Cl,
C3
Cl-
Cl-
C3-
Cl
C2-
C2-
C2-
C2
C2
C3
C2
C2-
C2-
C4,
C2-
C2-
C2
C5
NON
NON
C2-
C2-
C2
C2
C2~
NON
NON
NON
C2-
C2-
C2-
C3,
C3f
C3,
C4
C2
C4
UDED
TROL
C5
C5
C5
ns
C2
E
C2
C2
C2
C5
C5
C5
C5
C5
C5
C5
C5
C5
C5
C5
E
E
C5
C5
C5
E
E
E
C5
C5
C5
C5
C5
C5
P-TYPE
MTI SCRUB
TEMP=1100 X0X=1000, NO AN
)
REQUIRED INFORMATION
QTY=10, (100) , 5 OHM-CM,
AND RCA CLEAN
, TIME=50, DRY i
NITRIDE THir.KNESS=1000
MASK NO. RIT-086-01-01R DIFE (CLR FLD
NITRIDE THICKNESS=1000 ON OXIDE THICKNESOl
PLASMA ETCH NITRIDE TH ICKNESS=1000
OXIDE ETCH UNTIL PULL DRY
BORON, D0SE=1E13, ENERGY=150KEV (FLD
FOUR POINT PROBE ONLY
STRIP PHOTORESIST
RCA CLEAN
TEMP=1100, TIME=130, WET 02,
PLASMA ETCH NITRIDE
IMPLAN
X0X=9800 (FLD
RECORD COLORS
UNTIL PULL DRY ON C3-C5
02, XOX=
IMPLANT
700A
(DRK
(DEP)
X0X=9300A,
OXIDE ETCH
RCA CLEAN
TEMP=1100, TIME=30, DRY
MASK NO. RIT-086-02-01R
PHOS, D0SE=4.5E12, ENERGY=65KEV
FOUR POINT PROBE ONLY
STRIP PHOTORESIST
BORON, D0SE=18E11, ENERGY=30KEV (ENH)
ETCH UNTIL PULL DRY ON C3-C5, XOX=700
FOUR POINT PROBE ONLY
RCA CLEAN
TEMP=1100, TIME=30, DRY 02, X0X=700A
MASK Nfi. RIT-0R6-03-0IR BURIED CUTS (
STEP ETCH OXIDE, XOX^700A
ETCH GATE UNTIL PULL DRY
STRIP RESIST
RCA CLEAN
LPCVD POLY 1 MICRON THICK
MASK NO. RIT-086-04-01R POLY (CLR FLD
Strip Resist
PLASMA ETCH POLY AND DETERMINE ETCH R
PLASMA ETCH POLY
ETCH OXIDE TO BARE SILICON (700A)
STRIP RESIST
RCA CLEAN
Drain/Source IMPLANT
TEMP=900, TIME=10, N2 AND 5 MIN. WETO
ETCH DOPED GLASS AND SI02 UNTIL PULL
FOUR POINT PROBE ONLY
XJ=.45 MICRONS
DEPOSIT INSULATING LAYER
MASK NO. RIT-086-05-01R CONTACT CUTS
DETERMINE INSULATING GLASS ETCH RATE
(KOOI
FLD)
A .
(GATE
DRK FL
ATE
*>
DRY
(DRK F
\o-it 161.
STEP47 ETC03 D1-D5 NONE ETCH
STEP48 ETC07 D1-D5 C2 ETCH
STEP49 MET01 D1-D5 NONE EVAP.
STEP50 PHL03 Dl-DS C2 MASK
STEP51 ETCOS D1-D5 NONE ETCH
STEP52 ETC07 D1-D5 C2 STRIP
STEP53 METOl D1-D5 NONE EVAF.
STEP54 SINOl D1-D5 C2.C4 SINTE
STEP55 DET02 NONE C4 FOUR
STEP56 TESOl Dl-DS NONE TEST
STEP57 END NONE NONE ALL D
INSULATING LAYER AND OXIDE FOR CONTACT
RESIST
ALUM. .5 TO 1 MICRON THICK
NO. RIT-086-06-01R METAL (CLR FLD)
ALUMINUM
RES 1ST
ALUMINUM ON BACKSIDE
R TEMP=450, TIME=15. H2N2
POINT PROBE ONLY
USING ANALYZER AND TEST CIRCUITS -
ONE
fye kfl-a
